Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Test

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
213 workflow run results
213 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Support 3D Custom Switch Blocks
Test #8409: Pull request #2370 synchronize by saaramahmoudi
May 20, 2024 23:51 4h 14m 19s 3d_track_to_track_conn
May 20, 2024 23:51 4h 14m 19s
compute detailed noc latency cost
Test #8407: Commit 547a7ea pushed by soheilshahrouz
May 20, 2024 23:25 1h 22m 58s temp_arch_read_
May 20, 2024 23:25 1h 22m 58s
Support 3D Custom Switch Blocks
Test #8406: Pull request #2370 synchronize by saaramahmoudi
May 20, 2024 22:52 4h 32m 6s 3d_track_to_track_conn
May 20, 2024 22:52 4h 32m 6s
May 20, 2024 21:10 1h 3m 15s
[WIP] Tileable Routing Resource Graph Builder
Test #8403: Pull request #2135 synchronize by tangxifan
May 20, 2024 20:32 4h 21m 6s openfpga
May 20, 2024 20:32 4h 21m 6s
[core] fixed a bug on rr gsb when sorting edges from OPINs
Test #8402: Commit c27caa3 pushed by tangxifan
May 20, 2024 20:32 4h 11m 58s openfpga
May 20, 2024 20:32 4h 11m 58s
Test
Test #8401: Scheduled
May 20, 2024 00:44 4h 15m 28s master
May 20, 2024 00:44 4h 15m 28s
[WIP] Tileable Routing Resource Graph Builder
Test #8400: Pull request #2135 synchronize by tangxifan
May 20, 2024 00:05 4h 15m 51s openfpga
May 20, 2024 00:05 4h 15m 51s
Merge branch 'master' into openfpga
Test #8399: Commit 48c0303 pushed by tangxifan
May 20, 2024 00:05 4h 26m 55s openfpga
May 20, 2024 00:05 4h 26m 55s
[WIP] Tileable Routing Resource Graph Builder
Test #8398: Pull request #2135 synchronize by tangxifan
May 19, 2024 21:20 4h 12m 5s openfpga
May 19, 2024 21:20 4h 12m 5s
[core] syntax
Test #8397: Commit 76e9bc1 pushed by tangxifan
May 19, 2024 21:20 4h 27m 14s openfpga
May 19, 2024 21:20 4h 27m 14s
[WIP] Tileable Routing Resource Graph Builder
Test #8396: Pull request #2135 synchronize by tangxifan
May 19, 2024 21:09 1h 19m 23s openfpga
May 19, 2024 21:09 1h 19m 23s
[core] add methods to identify opins for connection blocks
Test #8395: Commit 7b78e57 pushed by tangxifan
May 19, 2024 21:09 45m 5s openfpga
May 19, 2024 21:09 45m 5s
Support 3D Custom Switch Blocks
Test #8394: Pull request #2370 synchronize by saaramahmoudi
May 19, 2024 14:24 4h 5m 6s 3d_track_to_track_conn
May 19, 2024 14:24 4h 5m 6s
May 19, 2024 14:24 5h 6m 52s
Test
Test #8392: Scheduled
May 19, 2024 00:48 5h 1m 15s master
May 19, 2024 00:48 5h 1m 15s
Test
Test #8391: Scheduled
May 18, 2024 00:43 4h 10m 39s master
May 18, 2024 00:43 4h 10m 39s
Test
Test #8389: Scheduled
May 17, 2024 00:43 5h 18m 20s master
May 17, 2024 00:43 5h 18m 20s
Accurate Xilinx 7 series architecture
Test #8388: Pull request #2301 synchronize by WhiteNinjaZ
May 16, 2024 22:19 5h 25m 27s byuccl:joshua-xan
May 16, 2024 22:19 5h 25m 27s
Accurate Xilinx 7 series architecture
Test #8387: Pull request #2301 synchronize by WhiteNinjaZ
May 16, 2024 21:07 4h 15m 8s byuccl:joshua-xan
May 16, 2024 21:07 4h 15m 8s