Skip to content

Pull requests: antmicro/vtr-verilog-to-routing

New pull request New
9 Open 12 Closed
9 Open 12 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Fixes to FPGA interchange arch reader libarchfpga
#20 opened Jun 9, 2022 by mkurc-ant Loading…
4
XDC physical constraints with TCL interpreter. build infra lang-make lang-shell libarchfpga libvtrutil scripts VPR
#15 opened Apr 21, 2022 by kboronski-ant Loading…
2 of 7 tasks
29
RR graph generation with constant networks external_libs libarchfpga VPR
#14 opened Jan 25, 2022 by mtdudek Loading…
2 of 7 tasks
56
VPR: interchange: handling constants libarchfpga VPR
#13 opened Jan 20, 2022 by acomodi Loading…
Mdudek/fpga interchange rr graph gen improvements external_libs libarchfpga VPR
#12 opened Jan 11, 2022 by mtdudek Loading…
Logical netlist writer VPR
#9 opened Dec 17, 2021 by mkurc-ant Loading…
3
LUT element support libarchfpga VPR
#7 opened Dec 8, 2021 by mkurc-ant Loading…
3
libs: arch: interchange: allow routing muxes to be placed in pb types libarchfpga VPR
#6 opened Dec 7, 2021 by acomodi Loading…
Mdudek/fpga interchange pb type and misc fixes libarchfpga VPR
#3 opened Nov 29, 2021 by mtdudek Loading…
6
ProTip! Mix and match filters to narrow down what you’re looking for.