Code

LUT element support#7

Code

Open

mkurc-ant wants to merge 5 commits intofpga-interchange-baselineantmicro/vtr-verilog-to-routing:fpga-interchange-baselinefrom

mkurc/lutsantmicro/vtr-verilog-to-routing:mkurc/lutsCopy head branch name to clipboard

Commits

Commits on Dec 8, 2021

• Added reading LUT elements from FPGA interchange

  Show description for 1570b83
  mkurc-ant

  committed
  1570b83

  Copy full SHA for 1570b83

• Added nesting LUT BELs under pb_types representing LUT Elements

  Show description for 94ab12f
  mkurc-ant

  committed
  94ab12f

  Copy full SHA for 94ab12f

• Fixed some memory leaks

  Show description for 0fae830
  mkurc-ant

  committed
  0fae830

  Copy full SHA for 0fae830

Commits on Dec 15, 2021

• Updated the test for FPGA interchange device resources reader

  Show description for 7ac53c0
  mkurc-ant

  committed
  7ac53c0

  Copy full SHA for 7ac53c0

• Code formatting

  Show description for 843368b
  mkurc-ant

  committed
  843368b

  Copy full SHA for 843368b