Code

Fixes to FPGA interchange arch reader#20

Code

Open

mkurc-ant wants to merge 5 commits intomaster+interchangeantmicro/vtr-verilog-to-routing:master+interchangefrom

mkurc/fpga-interchange-arch-reading-fixesantmicro/vtr-verilog-to-routing:mkurc/fpga-interchange-arch-reading-fixesCopy head branch name to clipboard

Commits

Commits on May 27, 2022

• Fixed pure I/O site import, fixed a possible null pointer dereference in model building

  Show description for 9119e13
  mkurc-ant

  committed
  9119e13

  Copy full SHA for 9119e13

• Added support for input-only, output-only and inout IO PADs. Added utility functions for dumping pb_type hierarchy as it is being built.

  Show description for cf380bf
  mkurc-ant

  committed
  cf380bf

  Copy full SHA for cf380bf

Commits on Jun 9, 2022

• Fixed mixing malloc/free with new/delete.

  Show description for 4b3551f
  mkurc-ant

  committed
  4b3551f

  Copy full SHA for 4b3551f

• Fixed incorrect pb_type port/pin indexing when reading FPGA interchange architecture, added a function for checking correctness.

  Show description for 239a302
  mkurc-ant

  committed
  239a302

  Copy full SHA for 239a302

• Synchronized port indexing when building logical types (complex blocks) and physical tiles.

  Show description for 2ed896b
  mkurc-ant

  committed
  2ed896b

  Copy full SHA for 2ed896b