Skip to content

ODIN_II language coverage: part-select keyword #511

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged

Conversation

nasrineshraghi
Copy link
Contributor

Description

Verilog language coverage
An indexed Part-select extract a specific range of array which can be a positive integer value. Part-select just accepts the range in the boundary. It consists of two operators: pluscolon and minuscolon.
This is the second type of implementing part-select by using the existing range-ref type.

Related Issue

Motivation and Context

ODIN_II is an FPGA CAD synthesis compiler which accepts Verilog design as an input. For this reason, it needs to support all keyword in the Verilog language which part-select index is one of the operators in this language.

How Has This Been Tested?

adding some new testbench to ODIN for test the new keywords.
add this operator to the existing test benches.

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • [ x] I have updated the documentation accordingly
  • [ x] I have added tests to cover my changes
  • [ x] All new and existing tests passed

@probot-autolabeler probot-autolabeler bot added docs Documentation lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) Odin Odin II Logic Synthesis Tool: Unsorted item tests labels Mar 19, 2019
Copy link
Contributor

@jeanlego jeanlego left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

this already looks much better! thanks for this! good job!

@jeanlego jeanlego merged commit b7db9e8 into verilog-to-routing:master Apr 5, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
docs Documentation lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) Odin Odin II Logic Synthesis Tool: Unsorted item tests
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants