[Arch] Added Zero ASIC's Z1000 eFPGA Architecture#3158

AlexandreSinger merged 1 commit intomasterverilog-to-routing/vtr-verilog-to-routing:masterfrom

feature-arch-z1000verilog-to-routing/vtr-verilog-to-routing:feature-arch-z1000Copy head branch name to clipboard