Example of Xilinx architecture description #2053
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
github-actions
bot
added
libarchfpga
WhiteNinjaZ
changed the title
Signed-off-by: Xan Johnson <[email protected]>
|
@vaughnbetz @jgoeders this PR is ready for review. |
7 tasks
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Description
This PR adds an example of an approximate capture of the Xilinx architecture to VTR.
Motivation and Context
Several recent changes to VTR remain to be tested in the reg_tests. This PR attempts to remedy this as well as to provide an example of a simplified Xilinx architecture. The plan is to continue adding descriptions in this file that test the functionality of new features (i.e. diagonal wires, partial crossbars, different architecture width/height, etc.) For now we only provide the description for a simplified CLB that matches the Xilinx arch as well as correct wire distributions/lengths in the horizontal/vertical directions (a feature newly added by PR #1883). Care has been taken to only include functionality in this PR that is fully supported by the current flow. In cases where functionality is currently lacking, comments are present.
Types of changes
Checklist: