Skip to content

libs: arch: interchange: add logical block and physical tiles support #1926

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
wants to merge 3 commits into from
Closed

libs: arch: interchange: add logical block and physical tiles support #1926

wants to merge 3 commits into from

Conversation

acomodi
Copy link
Collaborator

@acomodi acomodi commented Nov 29, 2021

Description

This PR builds on top of #1924 and #1925.

It does the following:

  • moves some checking and common functions from the XML reader to the utility source file
  • adds basic support for reading in the physical tiles
  • adds basic support for reading the logical blocks (e.g. pb_types)

Motivation and Context

Improve support for the interchange reading in VTR

How Has This Been Tested?

Catch2 tests framework

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • I have updated the documentation accordingly
  • I have added tests to cover my changes
  • All new and existing tests passed

@github-actions github-actions bot added libarchfpga Library for handling FPGA Architecture descriptions libvtrutil VPR VPR FPGA Placement & Routing Tool labels Nov 29, 2021
@acomodi acomodi force-pushed the acom/fpga-interchange-types-upstream branch 2 times, most recently from ab051ef to 8cd1ef8 Compare November 29, 2021 14:07
@acomodi acomodi mentioned this pull request Nov 29, 2021
Closed
7 tasks
@acomodi
libs: arch: move common functions to util and check source files
619009b 
This commit also reworks the way the name is assigned to the null types

Signed-off-by: Alessandro Comodi <[email protected]>
@acomodi
libs: arch: interchange: add logical blocks and physical tile parsing
b17d4ef 
Signed-off-by: Alessandro Comodi <[email protected]>
@acomodi
vpr: tests: improve interchange tests
9f7b716 
Signed-off-by: Alessandro Comodi <[email protected]>
@acomodi acomodi force-pushed the acom/fpga-interchange-types-upstream branch from 8cd1ef8 to 9f7b716 Compare December 15, 2021 14:36
@acomodi acomodi changed the title WIP: libs: arch: interchange: add logical block and physical tiles support libs: arch: interchange: add logical block and physical tiles support Dec 15, 2021
@acomodi
Copy link
Collaborator Author

acomodi commented Dec 15, 2021

Closing, superseded by #1937

@acomodi acomodi closed this Dec 15, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@acomodi