Skip to content

Fixing up minor errors within the documentation #1784

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Jun 21, 2021
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions doc/src/arch/reference.rst
Original file line number Diff line number Diff line change
Expand Up @@ -378,7 +378,7 @@ Grid Location Tags

**Default:** ``0``

:opt_param incry:
:opt_param incrx:
An expression specifying the horizontal increment between block instantiations within the region.

**Default:** ``w``
Expand Down Expand Up @@ -442,7 +442,7 @@ Grid Location Tags
An expression specifying the vertical repeat factor of the column.

:opt_param incry:
An expression specifying the horizontal increment between block instantiations within the region.
An expression specifying the vertical increment between block instantiations within the region.

**Default:** ``h``

Expand Down Expand Up @@ -965,7 +965,7 @@ The following tags are common to all ``<tile>`` tags:
Desctibes the mapping of a physical tile's port on the logical block's (pb_type) port.
``direct`` is an option sub-tag of ``site``.

.. note:: This tag is need only if the pin_mapping of the ``site`` is defined as ``custom``
.. note:: This tag is needed only if the pin_mapping of the ``site`` is defined as ``custom``

Attributes:
- ``from`` is relative to the physical tile pins
Expand Down
2 changes: 1 addition & 1 deletion doc/src/tutorials/arch/fracturable_multiplier_bus.rst
Original file line number Diff line number Diff line change
Expand Up @@ -59,7 +59,7 @@ The mode and slice is declared here:
<clock name="clk"/>

This is followed by a description of the primitives within the slice.
There are two sets of 36 flip-flops for the input ports and one set of 64 flip-flops for the output port.
There are two sets of 36 flip-flops for the input ports and one set of 72 flip-flops for the output port.
There is one 36x36 multiplier primitive.
These primitives are described by four *pb_types* as follows:

Expand Down