Skip to content

Adding documentation for two stage clock routing cmd line option #1103

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Apr 13, 2020
Merged
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 5 additions & 3 deletions doc/src/vpr/command_line_usage.rst
Original file line number Diff line number Diff line change
Expand Up @@ -182,12 +182,14 @@ General Options

**Default:** ``ideal``

.. option:: --two_stage_clock_routing
.. option:: --two_stage_clock_routing {on | off}

Routes clock nets in two stages using a dedicated clock network.

* First stage: From the net source (e.g. an I/O pin) to a dedicated clock network source (e.g. center of chip)
* Second stage: From the clock network source to net sinks.
* First stage: From the net source (e.g. an I/O pin) to a dedicated clock network root (e.g. center of chip)
* Second stage: From the clock network root to net sinks.

Note this option only works when specifying a clock architecture, see :ref:`Clock Architecture Format <clock_architecture_format>`; it does not work when reading a routing resource graph (i.e. :option:`--read_rr_graph`).
Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Note dead clock architecture link until #1104 is merged


**Default:** ``off``

Expand Down