Skip to content

Verilog: constant folding for nonindexed part select #766

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Oct 16, 2024
Merged

Verilog: constant folding for nonindexed part select #766

merged 1 commit into from
Oct 16, 2024

Conversation

kroening
Copy link
Member

@kroening kroening commented Oct 14, 2024 •
edited
Loading

This implements constant folding for Verilog's nonindexed part select.

Fixes #751.

@kroening
Verilog: constant folding for nonindexed part select
3aa6eca 
This implements constant folding for Verilog's nonindexed part select.

Fixes #751.
@kroening kroening force-pushed the part-select-constant1 branch from 8fd8d37 to 3aa6eca Compare October 14, 2024 22:25
@kroening kroening marked this pull request as ready for review October 15, 2024 21:48
@tautschnig tautschnig merged commit fb9a9d4 into main Oct 16, 2024
8 checks passed
@tautschnig tautschnig deleted the part-select-constant1 branch October 16, 2024 07:42
kroening added a commit that referenced this pull request Oct 23, 2024
@kroening
Verilog: constant folding for indexed part select expressions
460bae6 
This implements constant folding for indexed part select expressions,
following the pattern in #766.

Fixes #784.
@kroening kroening mentioned this pull request Oct 23, 2024
Merged
kroening added a commit that referenced this pull request Oct 29, 2024
@kroening
Verilog: constant folding for indexed part select expressions
5724218 
This implements constant folding for indexed part select expressions,
following the pattern in #766.

Fixes #784.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
Verilog
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

Expression not recognized as constant
2 participants
@kroening @tautschnig