Skip to content

[Infra] Cleaned Up Includes in Draw Dir #3071

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Conversation

AlexandreSinger
Copy link
Contributor

Cleaned up the includes in the draw files. These ones were much messier than I originally thought. Many of the header files in the draw directory included way more than they needed which was causing false dependencies anywhere in VPR which included any draw files.

Cleaned up the includes in the draw files. These ones were much messier
than I originally thought. Many of the header files in the draw
directory included way more than they needed which was causing false
dependencies anywhere in VPR which included any draw files.
@AlexandreSinger AlexandreSinger force-pushed the feature-include-cleanup branch from 6db2e53 to f742d10 Compare May 21, 2025 16:16
@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels May 21, 2025
Copy link
Contributor

@soheilshahrouz soheilshahrouz left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@soheilshahrouz soheilshahrouz merged commit 6a71f7e into verilog-to-routing:master May 21, 2025
36 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants