Code

[Doc] Add mux_inter_die tag#2688

Code

Merged

vaughnbetz merged 6 commits intomasterverilog-to-routing/vtr-verilog-to-routing:masterfrom

mux_inter_die_docverilog-to-routing/vtr-verilog-to-routing:mux_inter_die_docCopy head branch name to clipboard

Aug 16, 2024

Commits

Commits on Aug 14, 2024

• [doc] add mux_inter_die doc

  amin1377

  committed
  1b00eb1

  Copy full SHA for 1b00eb1

• Revert "[libs][ligraph] raise error if segment length doesn't match the one in architectureile"

  Show description for b667014
  amin1377

  committed
  b667014

  Copy full SHA for b667014

• Revert "[libs][librrgraph] update uxsdcxx generate files"

  Show description for d94ad2d
  amin1377

  committed
  d94ad2d

  Copy full SHA for d94ad2d

• Revert "[libs][librrgraph] fix README"

  Show description for d93d6eb
  amin1377

  committed
  d93d6eb

  Copy full SHA for d93d6eb

Commits on Aug 16, 2024

• Merge branch 'master' into mux_inter_die_doc

  amin1377

  authored
  b57dcaa

  Copy full SHA for b57dcaa

• Fix libs dir confilict with master

  amin1377

  committed
  6daebce

  Copy full SHA for 6daebce