Skip to content

Resolve Bug in Setting Bounding for High Fan-Out Nets #2467

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 6 commits into from
Jan 23, 2024
Merged

Conversation

amin1377
Copy link
Contributor

@amin1377 amin1377 commented Dec 8, 2023

In this pull request, the issue associated with defining the bounding box for high fan-out nets has been addressed. The bounding box for a high fan-out net is now set to encompass the layers through which the net is stretched. This enhancement provides the router with increased flexibility to reach the SINK without the necessity of pushing the entire routing tree to the heap.

@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Dec 8, 2023
@vaughnbetz
Copy link
Contributor

vtr_nightly_test7 has a "too good" critical path delay :). Just needs a golden result update.
Those golden results also seem to be the conflict, which has to be resolved.

@vaughnbetz
Copy link
Contributor

You can merge as soon as this passes CI. Code looks fine.

@amin1377 amin1377 merged commit 6ad1de4 into master Jan 23, 2024
@amin1377 amin1377 deleted the 3d_bounding_box branch January 23, 2024 21:10
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants