Skip to content

Revert "vpr: base: netlist writer: escape '[' and ']' for black boxes… #2096

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Aug 15, 2022

Conversation

lpawelcz
Copy link
Contributor

… in SDF"

This reverts commit 8135ebb.

Description

In #1957 we introduced 8135ebb which unnecessary escapes '[' and ']' chars in SDF writer for BlackBoxInst. This causes conflicts in simulations because of inconsistency between generated SDF file and module instances in generated post-implementation netlist. I would like to fix that by reverting the commit in question.

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • I have updated the documentation accordingly
  • I have added tests to cover my changes
  • All new and existing tests passed

@github-actions github-actions bot added the VPR VPR FPGA Placement & Routing Tool label Jul 15, 2022
@vaughnbetz vaughnbetz merged commit 75981e0 into verilog-to-routing:master Aug 15, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants