Skip to content

FPGA Interchange: add constant synthetic tiles #1958

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
14 changes: 11 additions & 3 deletions libs/libarchfpga/src/physical_types.h
Original file line number Diff line number Diff line change
Expand Up @@ -795,11 +795,19 @@ struct t_physical_tile_port {
bool is_clock;
bool is_non_clock_global;
int num_pins;
PortEquivalence equivalent = PortEquivalence::NONE;
PortEquivalence equivalent;

int index;
int absolute_first_pin_index;
int port_index_by_type;

t_physical_tile_port() {
is_clock = false;
is_non_clock_global = false;

num_pins = 1;
equivalent = PortEquivalence::NONE;
}
};

/* Describes the type for a logical block
Expand Down Expand Up @@ -1807,8 +1815,8 @@ struct t_arch {
// for the interchange netlist format, to determine which are the constants
// net names and which virtual cell is responsible to generate them.
// The information is present in the device database.
std::string gnd_cell;
std::string vcc_cell;
std::pair<std::string, std::string> gnd_cell;
std::pair<std::string, std::string> vcc_cell;

std::string gnd_net = "$__gnd_net";
std::string vcc_net = "$__vcc_net";
Expand Down
Loading