WIP: libs: arch: interchange: cell bel mapping implementation#1927

acomodi wants to merge 6 commits intoverilog-to-routing:masterverilog-to-routing/vtr-verilog-to-routing:masterfrom

antmicro:acom/fpga-interchange-cell-bel-map-upstreamantmicro/vtr-verilog-to-routing:acom/fpga-interchange-cell-bel-map-upstreamCopy head branch name to clipboard