Skip to content

Apply reordering to node and edge metadata #1516

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Sep 2, 2020

Conversation

HackerFoo
Copy link
Contributor

Update RR graph node IDs in node and edge metadata when using RR graph node reordering.

Description

Bitstreams produced with node reordering (a --reorder_rr_graph_nodes_algorithm other than none) were not building with fasm2bels due to scrambled metadata.

Related Issue

#1270

Motivation and Context

This fixes metadata when using RR node reordering.

How Has This Been Tested?

fasm2bels tests now pass on fpga-tool-perf.

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • I have updated the documentation accordingly
  • I have added tests to cover my changes
  • All new and existing tests passed

@HackerFoo HackerFoo requested a review from litghost August 31, 2020 20:19
@probot-autolabeler probot-autolabeler bot added lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool labels Aug 31, 2020
Copy link
Collaborator

@litghost litghost left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can you adapt the current metadata storage unit test https://github.com/verilog-to-routing/vtr-verilog-to-routing/blob/master/vpr/test/test_vpr.cpp#L114 to test this fix?

Copy link
Collaborator

@litghost litghost left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, merge if green

@HackerFoo HackerFoo merged commit 7f01e64 into verilog-to-routing:master Sep 2, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
lang-cpp C/C++ code tests VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants