Code

RR graph fix up#1448

Code

Merged

vaughnbetz merged 21 commits intoverilog-to-routing:masterverilog-to-routing/vtr-verilog-to-routing:masterfrom

tangxifan:rr_graph_fix_uptangxifan/vtr-verilog-to-routing:rr_graph_fix_upCopy head branch name to clipboard

Sep 16, 2020

Commits

Commits on Jul 22, 2020

• critical bug fix on rr_graph generation. Now input pins (receivers) have unique rr_nodes even when they have multiple locations on different sides

  tangxifan

  committed
  235a61e

  Copy full SHA for 235a61e

• add comments to clarify the rr_graph builder for unique rr_nodes

  tangxifan

  committed
  bf03503

  Copy full SHA for bf03503

• rephrase rr_graph comments and add check flags to ensure necessary node allocation for each pin

  tangxifan

  committed
  cf114c1

  Copy full SHA for cf114c1

• code format fix in rr_graph source files

  tangxifan

  committed
  e70832f

  Copy full SHA for e70832f

• code format fix

  tangxifan

  committed
  58587d2

  Copy full SHA for 58587d2

• show rr_node fan_in and fan_out in GUI message channel

  tangxifan

  committed
  226bf7e

  Copy full SHA for 226bf7e

• bug fix due to rebase

  tangxifan

  committed
  e800f3f

  Copy full SHA for e800f3f

Commits on Jul 23, 2020

• code clean-up for sanity and format checking

  tangxifan

  committed
  f69b0bc

  Copy full SHA for f69b0bc

Commits on Jul 27, 2020

• relax checking codes in rr_graph checker for IPINs/OPINs locating on multiple sides

  tangxifan

  committed
  82d034e

  Copy full SHA for 82d034e

Commits on Jul 30, 2020

• Merge branch 'master' of https://github.com/verilog-to-routing/vtr-verilog-to-routing into rr_graph_fix_up

  tangxifan

  committed
  1d0c3f8

  Copy full SHA for 1d0c3f8

Commits on Aug 3, 2020

• Merge branch 'master' of https://github.com/verilog-to-routing/vtr-verilog-to-routing into rr_graph_fix_up

  tangxifan

  committed
  50030b4

  Copy full SHA for 50030b4

Commits on Aug 25, 2020

• [Titan architecture] Apply full pin equivalence to LAB `data_out` port

  tangxifan

  committed
  985e65a

  Copy full SHA for 985e65a

Commits on Sep 1, 2020

• Merge branch 'master' of https://github.com/verilog-to-routing/vtr-verilog-to-routing into rr_graph_fix_up

  tangxifan

  committed
  ee757db

  Copy full SHA for ee757db

Commits on Sep 13, 2020

• Merge branch 'master' of https://github.com/verilog-to-routing/vtr-verilog-to-routing into rr_graph_fix_up

  tangxifan

  committed
  7810b59

  Copy full SHA for 7810b59

• [architecture file] improve routability for k6_N10_mem32K_40nm_i_or_o.xml

  tangxifan

  committed
  534e35f

  Copy full SHA for 534e35f

Commits on Sep 14, 2020

• [Golden Result] update golden results to synchronize with QoR shift due to rr_graph fix-up

  tangxifan

  committed
  e73d896

  Copy full SHA for e73d896

• [VPR] remove comparison to boolean in rr_graph

  tangxifan

  committed
  2b49f17

  Copy full SHA for 2b49f17

• [Golden Result] patch golden results for the analytic placer where the Travis/Kokoro shows different QoR than the local machine. Should discuss if the patch is needed or not

  tangxifan

  committed
  fd3ed26

  Copy full SHA for fd3ed26

• [Golden Results] Patch the vtr_nightly golden results due to the QoR shift from fix-up

  tangxifan

  committed
  14a154c

  Copy full SHA for 14a154c

• [Architecture File] Add important notes for k6_N10_mem32K_40nm_i_or_o.xml to clarify its unusual architecture choices.

  tangxifan

  committed
  642f735

  Copy full SHA for 642f735

Commits on Sep 15, 2020

• [Architecture File] Add comments for titan architecture to clarify the choice of pin equivalence

  tangxifan

  committed
  eaea31b

  Copy full SHA for eaea31b