-
Notifications
You must be signed in to change notification settings - Fork 415
Support SystemVerilog using Surelog parser #2038
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Comments
FYI - @hzeller |
It seems some repositories, like googletest, are recursively used with various versions in the Yosys UHDM Plugins Integration. For instance, we got |
@vaughnbetz Is there a reason VTR decided to use subtree instead of submodule? All of the google/f4pga repos seems to use submodules (that I'm aware of), and it seems like the better candidate for this case, where we have different dependency repos using different version of the same tool. This is easy to manage with submodules, although I'm really not familiar with subtrees, so maybe it's easy to mange with those as well... |
I'm far from an expert on this, but it seems like git subtree's are generally recommended over submodules (at least the top few articles I see on them recommend subtrees). See https://www.atlassian.com/git/tutorials/git-subtree This is likely a good thing to discuss in the VTR meeting today if you can make it. |
Uh oh!
There was an error while loading. Please reload this page.
We should be able to handle SystemVerilog input using the Surelog front-end for yosys.
The text was updated successfully, but these errors were encountered: