We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 920e8ab commit fde0f8fCopy full SHA for fde0f8f
libs/EXTERNAL/CMakeLists.txt
@@ -38,7 +38,7 @@ if (${WITH_PARMYS})
38
PREFIX "surelog"
39
40
GIT_REPOSITORY https://github.com/chipsalliance/Surelog.git
41
- GIT_TAG v1.71
+ GIT_TAG 900fb2499c7d3f793409999eabee63db513814b4 # yosys-systemverilog release ac4454e-2023-01-13
42
GIT_PROGRESS TRUE
43
GIT_SHALLOW TRUE
44
@@ -70,7 +70,7 @@ if (${WITH_PARMYS})
70
PREFIX "f4pga-plugins"
71
72
GIT_REPOSITORY https://github.com/chipsalliance/yosys-f4pga-plugins.git
73
- GIT_TAG v1.20230808
+ GIT_TAG e81b0c14d554fbf9cef14dd33155f441242d5ca2 # yosys-systemverilog release ac4454e-2023-01-13
74
75
76
0 commit comments