We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4a2bbb6 commit eb0332cCopy full SHA for eb0332c
libs/EXTERNAL/CMakeLists.txt
@@ -30,7 +30,7 @@ if (${WITH_PARMYS})
30
PREFIX "surelog"
31
32
GIT_REPOSITORY https://github.com/chipsalliance/Surelog.git
33
- GIT_TAG 900fb2499c7d3f793409999eabee63db513814b4 # yosys-systemverilog release ac4454e-2023-01-13
+ GIT_TAG v1.71
34
GIT_PROGRESS TRUE
35
36
# setting source, build and install directories
@@ -61,7 +61,7 @@ if (${WITH_PARMYS})
61
PREFIX "f4pga-plugins"
62
63
GIT_REPOSITORY https://github.com/chipsalliance/yosys-f4pga-plugins.git
64
- GIT_TAG e81b0c14d554fbf9cef14dd33155f441242d5ca2 # yosys-systemverilog release ac4454e-2023-01-13
+ GIT_TAG v1.20230808
65
66
67
0 commit comments