Skip to content

Commit cc84bb4

Browse files
committed
fix 'other' benchmark
1 parent 84f79d0 commit cc84bb4

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

ODIN_II/verify_odin.sh

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -183,13 +183,13 @@ function sim() {
183183
#build commands
184184
mkdir -p $DIR
185185
verilog_command="./wrapper_odin.sh --log_file ${DIR}/odin.log --test_name ${TEST_FULL_REF} --failure_log ${global_odin_failure}.log --time_limit ${TIME_LIMIT} ${USING_LOW_RESSOURCE}"
186-
echo "${verilog_command} ${DEFAULT_CMD_PARAM} $(cat ${dir}/odin.args | tr '\n' ' ') -o ${blif_file} -sim_dir ${DIR}/" > ${DIR}/sim_param
186+
echo "${verilog_command} ${DEFAULT_CMD_PARAM} $(cat ${dir}/odin.args | tr '\n' ' ') -o ${blif_file} -sim_dir ${DIR}/" > ${DIR}/odin_param
187187

188188
done
189189

190190
#run the custon command
191191
echo " ========= Synthesizing Circuits"
192-
find ${new_run}/${bench_type}/ -name cmd_param | xargs -n1 -P$1 -I test_cmd ${SHELL} -c '$(cat test_cmd)'
192+
find ${new_run}/${bench_type}/ -name odin_param | xargs -n1 -P$1 -I test_cmd ${SHELL} -c '$(cat test_cmd)'
193193
mv_failed ${global_odin_failure}
194194

195195
else

0 commit comments

Comments
 (0)