-
Notifications
You must be signed in to change notification settings - Fork 1k
support the new stm32L5xx serie #1249
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
[L5] sort version.md files commit have to be split and merged with the HAL and CMSIS.
[L5] sort version.md files commit be splitted and merged with the HAL and CMSIS |
f1fe6ed
to
b0e1812
Compare
change the |
f5ebdaf
to
6a79516
Compare
setting the Vddio2 Independent I/Os supply is required to have LPUART1 Tx/Rx pins on PG7/PG8 |
rebase |
Included in STM32CubeL5 FW v1.3.1 Signed-off-by: Francois Ramu <[email protected]>
Included in STM32CubeL5 FW v1.3.1 Signed-off-by: Francois Ramu <[email protected]>
Signed-off-by: Francois Ramu <[email protected]>
CMSIS Cortex-M33 Device Peripheral Access Layer System Source File to be used in non-secure application when the system implements the TrustZone-M security. Signed-off-by: Frederic Pillon <[email protected]>
Signed-off-by: Francois Ramu <[email protected]> Co-authored-by: Frederic.Pillon <[email protected]>
Signed-off-by: Francois Ramu <[email protected]> Co-authored-by: Frederic.Pillon <[email protected]>
Similar to the STM32L4xx serie Signed-off-by: Francois Ramu <[email protected]>
This bit is mandatory to use PG[15:2]. Especially for LPUART1 TxRx pins. This bit of the PWR CR2 is used to validate the VDDIO2 supply for electrical and logical isolation purpose. Signed-off-by: Francois Ramu <[email protected]>
Signed-off-by: Frederic Pillon <[email protected]>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
add the new stm32L5xx series of Ultra-low-power MCUs
Ultra-low-power with FPU Arm Cortex-M33 with Trust Zone, MCU 110 MHz with 512 kbytes of Flash .
https://www.st.com/en/microcontrollers-microprocessors/stm32l5-series.html
Note that TZ mode is not supported in this PR (TZEN = 0)
From STM32CubeL5 release 1.3.1
Signed-off-by: Francois Ramu [email protected]