Skip to content

Commit 2b85c4f

Browse files
committed
Verilog: KNOWNBUG test for property ... endproperty
The type checker uses the wrong fragement of the expression syntax for property ... endproperty. Replicates #931.
1 parent 095ae90 commit 2b85c4f

File tree

2 files changed

+0
-0
lines changed

2 files changed

+0
-0
lines changed

0 commit comments

Comments
 (0)