Skip to content

Support for inverted clocks #27

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
May 2, 2022
Merged

Support for inverted clocks #27

Changes from 1 commit
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
6ea2340
Support for inverted clocks
mfhepp May 2, 2022
817cd79
added PLL reset
mfhepp May 2, 2022
b5ab8ba
added pylint directive
mfhepp May 2, 2022
6aa8013
black / pre-commit
mfhepp May 2, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 10 additions & 2 deletions adafruit_si5351.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -307,7 +307,7 @@ def _configure_registers(self, p1, p2, p3):
self._si5351._write_u8(self._base + 6, (p2 & 0x0000FF00) >> 8)
self._si5351._write_u8(self._base + 7, (p2 & 0x000000FF))

def configure_integer(self, pll, divider):
def configure_integer(self, pll, divider, inverted=False):
"""Configure the clock output with the specified PLL source
(should be a PLL instance on the SI5351 class) and specific integer
divider. This is the most accurate way to set the clock output
Expand All @@ -329,12 +329,16 @@ def configure_integer(self, pll, divider):
# Clock not inverted, powered up
control |= pll.clock_control_enabled
control |= 1 << 6 # Enable integer mode.
if inverted:
control |= 0b00010000 # Bit 4 of the control register = CLKx_INV
else:
control &= 0b11101111 # Make sure to turn it off if not inverted
self._si5351._write_u8(self._control, control)
# Store the PLL and divisor value so frequency can be calculated.
self._pll = pll
self._divider = divider

def configure_fractional(self, pll, divider, numerator, denominator):
def configure_fractional(self, pll, divider, numerator, denominator, inverted=False):
"""Configure the clock output with the specified PLL source
(should be a PLL instance on the SI5351 class) and specifiec
fractional divider with numerator/denominator. Again this is less
Expand Down Expand Up @@ -366,6 +370,10 @@ def configure_fractional(self, pll, divider, numerator, denominator):
control = 0x0F # 8mA drive strength, MS0 as CLK0 source,
# Clock not inverted, powered up
control |= pll.clock_control_enabled
if inverted:
control |= 0b00010000 # Bit 4 of the control register = CLKx_INV
else:
control &= 0b11101111 # Make sure to turn it off if not inverted
self._si5351._write_u8(self._control, control)
# Store the PLL and divisor value so frequency can be calculated.
self._pll = pll
Expand Down