@@ -41,36 +41,36 @@ extern const PinDescription g_APinDescription[PINS_COUNT] =
41
41
{ GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA7), STM32L0_GPIO_PIN_PA7, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // LED_GREEN
42
42
{ GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA10), STM32L0_GPIO_PIN_PA10, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // LOAD_TEST
43
43
{ GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA9), STM32L0_GPIO_PIN_PA9, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // VBAT_TEST
44
- { NULL , 0 , STM32L0_GPIO_PIN_NONE , 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // NA
44
+ { GPIOB, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PB2) , STM32L0_GPIO_PIN_PB2 , 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // GPS_RST
45
45
{ GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA4), STM32L0_GPIO_PIN_PA4, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // GEN_POWER
46
46
{ GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA5), STM32L0_GPIO_PIN_PA5, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // GEN_ENABLE
47
- { NULL , 0 , STM32L0_GPIO_PIN_NONE, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // NA
48
- { NULL , 0 , STM32L0_GPIO_PIN_NONE, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // NA
49
- { NULL , 0 , STM32L0_GPIO_PIN_NONE, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // NA
50
- { NULL , 0 , STM32L0_GPIO_PIN_NONE, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // NA
51
- { GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA13), STM32L0_GPIO_PIN_PA13, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // T_VCP_TX
47
+ { GPIOB, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PB5), STM32L0_GPIO_PIN_PB5, (PIN_ATTR_EXTI), PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // GPS_PPS
48
+ { GPIOC, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PC6), STM32L0_GPIO_PIN_PC6, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // GPS_LEVEL_SHIFTER_EN
49
+ { GPIOC, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PC11), STM32L0_GPIO_PIN_PC11, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // GPS_RX
50
+ { GPIOC, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PC10), STM32L0_GPIO_PIN_PC10, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // GPS_TX
52
51
{ GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA14), STM32L0_GPIO_PIN_PA14, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // T_VCP_RX
52
+ { GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA13), STM32L0_GPIO_PIN_PA13, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // T_VCP_TX
53
53
// 14..15 - I2C pins (SDA,SCL)
54
54
{ GPIOB, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PB7), STM32L0_GPIO_PIN_PB7, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // SDA
55
55
{ GPIOB, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PB6), STM32L0_GPIO_PIN_PB6, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // SCL
56
56
// 16 - Analog pin
57
- { GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA3), STM32L0_GPIO_PIN_PA3, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_3 }, // LOAD_ADC
58
- { GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA2), STM32L0_GPIO_PIN_PA2, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_2 }, // VBAT_ADC
59
- { GPIOB, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PB1), STM32L0_GPIO_PIN_PB1, 0 , PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_1 }, // TEMP_ADC
57
+ { GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA3), STM32L0_GPIO_PIN_PA3, (PIN_ATTR_EXTI), PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_3 }, // LOAD_ADC
58
+ { GPIOA, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA2), STM32L0_GPIO_PIN_PA2, (PIN_ATTR_EXTI), PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_2 }, // VBAT_ADC
59
+ { GPIOB, STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PB1), STM32L0_GPIO_PIN_PB1, (PIN_ATTR_EXTI), PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_1 }, // TEMP_ADC
60
60
// 19..21 - Special pins (VBUS, USB_DM, USB_DP)
61
61
{ NULL , STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA8), STM32L0_GPIO_PIN_PA8, (PIN_ATTR_EXTI), PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // VBUS
62
62
{ NULL , STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA11), STM32L0_GPIO_PIN_PA11, (PIN_ATTR_EXTI), PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // DM
63
63
{ NULL , STM32L0_GPIO_PIN_MASK (STM32L0_GPIO_PIN_PA12), STM32L0_GPIO_PIN_PA12, (PIN_ATTR_EXTI), PWM_INSTANCE_NONE, PWM_CHANNEL_NONE, ADC_CHANNEL_NONE }, // DP
64
64
};
65
65
66
- // Disable after debug!
66
+
67
67
static uint8_t stm32l0_usart4_rx_fifo[32 ];
68
68
69
69
extern const stm32l0_uart_params_t g_Serial1Params = {
70
70
STM32L0_UART_INSTANCE_USART4,
71
71
STM32L0_UART_IRQ_PRIORITY,
72
- STM32L0_DMA_CHANNEL_DMA1_CH2_USART4_RX ,
73
- STM32L0_DMA_CHANNEL_DMA1_CH3_USART4_TX ,
72
+ STM32L0_DMA_CHANNEL_DMA1_CH6_USART4_RX ,
73
+ STM32L0_DMA_CHANNEL_NONE ,
74
74
&stm32l0_usart4_rx_fifo[0 ],
75
75
sizeof (stm32l0_usart4_rx_fifo),
76
76
{
@@ -88,8 +88,8 @@ static uint8_t stm32l0_lpuart1_rx_fifo[32];
88
88
extern const stm32l0_uart_params_t g_Serial2Params = {
89
89
STM32L0_UART_INSTANCE_LPUART1,
90
90
STM32L0_UART_IRQ_PRIORITY,
91
- STM32L0_DMA_CHANNEL_DMA1_CH6_LPUART1_RX ,
92
- STM32L0_DMA_CHANNEL_NONE ,
91
+ STM32L0_DMA_CHANNEL_DMA1_CH3_LPUART1_RX ,
92
+ STM32L0_DMA_CHANNEL_DMA1_CH2_LPUART1_TX ,
93
93
&stm32l0_lpuart1_rx_fifo[0 ],
94
94
sizeof (stm32l0_lpuart1_rx_fifo),
95
95
{
@@ -128,18 +128,19 @@ void initVariant()
128
128
// Disable LOAD_TEST and VBAT_TEST
129
129
stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA10, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_LOW | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_OUTPUT));
130
130
stm32l0_gpio_pin_write (STM32L0_GPIO_PIN_PA10, 1 );
131
- stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA9, (STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_MEDIUM | STM32L0_GPIO_OTYPE_OPENDRAIN | STM32L0_GPIO_MODE_OUTPUT));
131
+ stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA9, (STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_MEDIUM | STM32L0_GPIO_OTYPE_OPENDRAIN | STM32L0_GPIO_MODE_OUTPUT));
132
132
stm32l0_gpio_pin_write (STM32L0_GPIO_PIN_PA9, 1 );
133
133
// Set LOAD_ADC, VBAT_ADC
134
134
stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA3, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_MODE_ANALOG));
135
135
stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA2, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_MODE_ANALOG));
136
+ stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PB1, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_MODE_ANALOG));
136
137
// Turn off LEDs
137
- stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA6, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_LOW | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_OUTPUT));
138
+ stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA6, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_LOW | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_OUTPUT));
138
139
stm32l0_gpio_pin_write (STM32L0_GPIO_PIN_PA6, 0 );
139
- stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA7, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_LOW | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_OUTPUT));
140
+ stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA7, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_LOW | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_OUTPUT));
140
141
stm32l0_gpio_pin_write (STM32L0_GPIO_PIN_PA7, 0 );
141
142
// Set IMU_INT
142
- stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA0, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_PULLDOWN | STM32L0_GPIO_OSPEED_HIGH | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_INPUT));
143
+ stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PA0, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_PULLDOWN | STM32L0_GPIO_OSPEED_HIGH | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_INPUT));
143
144
// Set RESET pin to 0
144
145
stm32l0_gpio_pin_configure (STM32L0_GPIO_PIN_PB2, (STM32L0_GPIO_PARK_NONE | STM32L0_GPIO_PUPD_NONE | STM32L0_GPIO_OSPEED_LOW | STM32L0_GPIO_OTYPE_PUSHPULL | STM32L0_GPIO_MODE_OUTPUT));
145
146
stm32l0_gpio_pin_write (STM32L0_GPIO_PIN_PB2, 0 );
0 commit comments