We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent a38d5e0 commit 6299681Copy full SHA for 6299681
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
@@ -1468,9 +1468,8 @@ unsigned RISCVInstrInfo::getInstSizeInBytes(const MachineInstr &MI) const {
1468
if (Opcode == TargetOpcode::INLINEASM ||
1469
Opcode == TargetOpcode::INLINEASM_BR) {
1470
const MachineFunction &MF = *MI.getParent()->getParent();
1471
- const auto &TM = static_cast<const RISCVTargetMachine &>(MF.getTarget());
1472
return getInlineAsmLength(MI.getOperand(0).getSymbolName(),
1473
- *TM.getMCAsmInfo());
+ *MF.getTarget().getMCAsmInfo());
1474
}
1475
1476
if (!MI.memoperands_empty()) {
0 commit comments