Skip to content

flat routing makes graphics crash #2452

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
vaughnbetz opened this issue Nov 28, 2023 · 1 comment
Closed

flat routing makes graphics crash #2452

vaughnbetz opened this issue Nov 28, 2023 · 1 comment
Assignees
@vaughnbetz @amin1377

Comments

@vaughnbetz
Copy link
Contributor

When flat routing is enabled, the graphics crash with an assertion if you set --disp on

Expected Behaviour

Short term: give an unsupported option combination error
Longer term: make it work.

Current Behaviour

Steps to Reproduce

  1. Run the vpr router with --flat_routing true --disp on
  2. Select Net Settings | prim neist.
  3. Quartus will crash with an assertion:
    /homes/v/vaughn/ece1756/2023/lab4/vtr-verilog-to-routing/vpr/src/draw/draw_rr_edges.cpp:472 draw_pin_to_chan_edge: Assertion '1 < pin_candidate_sides.size()' failed.

Context

Can't turn on graphics for ECE 1756 assignment with flat routing.

Your Environment

  • VTR revision used: mid-Nov. 2023 master
  • Operating System and version: Linux
@amin1377
Copy link
Contributor

amin1377 commented Apr 2, 2024

This issue is addressed in PR #2524

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@vaughnbetz vaughnbetz

@amin1377 amin1377

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@vaughnbetz @amin1377