Skip to content

No Module name 'prettytable' #1920

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
suyang5 opened this issue Nov 19, 2021 · 1 comment · Fixed by #1914
Closed

No Module name 'prettytable' #1920

suyang5 opened this issue Nov 19, 2021 · 1 comment · Fixed by #1914
Assignees
@jgoeders
Labels
bug Incorrect behaviour VPR VPR FPGA Placement & Routing Tool VTR Benchmarks The VTR verilog benchmarks included with the VTR Flow

Comments

@suyang5
Copy link

suyang5 commented Nov 19, 2021

image
The problem shown in the picture happens when I downloaded the developer branch source code and run "../scripts/run_vtr_task.py regression_tests/vtr_reg_nightly_test3/vtr_reg_qor_chain"

Possible Solution

The issue is fixed after running "python3 -m pip install -U prettytable"
@suyang5 suyang5 added bug Incorrect behaviour VPR VPR FPGA Placement & Routing Tool VTR Benchmarks The VTR verilog benchmarks included with the VTR Flow labels Nov 19, 2021
@jgoeders
Copy link
Contributor

Setup instructions will be fixed in #1914.

@jgoeders jgoeders linked a pull request Jan 7, 2022 that will close this issue
Refactor build/dependency documentation + new markdown parser (myst-parser) #1914
Merged
7 tasks
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@jgoeders jgoeders

Labels
bug Incorrect behaviour VPR VPR FPGA Placement & Routing Tool VTR Benchmarks The VTR verilog benchmarks included with the VTR Flow
Projects
None yet
Milestone
No milestone
2 participants
@jgoeders @suyang5