You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Currently each logical block pin is mapped to corresponding physical pins twice during the vpr flow - once after initial placement and once after the placement stage is done. This mapping is done by calling a routine called place_sync_external_block_connections for each cluster block. The mapping is stored in a vector map in the placement context called physical_pins.
The problem with the current set up is that during placement, when the block is moved to a different physical tile, the logical pin to physical pin mapping may no longer be correct. Further, calling the sync function to recalculate the mapping for each potential swap makes placement time increase significantly.
Proposed Behaviour
It would be good to have an improved way to keep track of the mapping between logical/physical pins. One that could quickly update the mapping for each logical pin as needed, rather than updating all at once at different stages in the vpr flow.
The text was updated successfully, but these errors were encountered:
Currently each logical block pin is mapped to corresponding physical pins twice during the vpr flow - once after initial placement and once after the placement stage is done. This mapping is done by calling a routine called place_sync_external_block_connections for each cluster block. The mapping is stored in a vector map in the placement context called physical_pins.
The problem with the current set up is that during placement, when the block is moved to a different physical tile, the logical pin to physical pin mapping may no longer be correct. Further, calling the sync function to recalculate the mapping for each potential swap makes placement time increase significantly.
Proposed Behaviour
It would be good to have an improved way to keep track of the mapping between logical/physical pins. One that could quickly update the mapping for each logical pin as needed, rather than updating all at once at different stages in the vpr flow.
The text was updated successfully, but these errors were encountered: