|
1 | | - arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time ap_mem ap_time ap_full_legalizer_mem ap_full_legalizer_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time num_le num_luts num_add_blocks max_add_chain_length num_sub_blocks max_sub_chain_length |
2 | | - k6_N8_gate_boost_0.2V_22nm.xml Md5Core.v common 346.85 vpr 1.15 GiB -1 -1 34.22 328308 27 15.05 -1 -1 138296 -1 -1 6514 641 0 0 success v8.0.0-11925-ga544f5fea-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-4.15.0-213-generic x86_64 2025-01-14T21:35:49 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/release/vtr-verilog-to-routing 1202304 641 128 52026 52154 1 22211 7283 96 96 9216 clb auto 299.9 MiB 22.55 298865 9039475 3705368 5259409 74698 1174.1 MiB 99.58 0.80 15.6652 -38327.4 -15.6652 15.6652 30.26 0.094057 0.0773765 12.1503 10.1571 -1 -1 -1 -1 52 436843 31 2.87242e+08 7.85314e+07 3.22264e+07 3496.79 84.03 34.4054 28.6501 876764 7891077 -1 405234 17 92350 208771 15162225 3092956 14.5295 14.5295 -35310.2 -14.5295 0 0 3.95636e+07 4292.92 2.28 8.25 6.87 -1 -1 2.28 3.81485 3.27893 44137 14777 -1 -1 -1 -1 |
3 | | - k6_N8_gate_boost_0.2V_22nm.xml cordic.v common 4.27 vpr 64.04 MiB -1 -1 0.87 26712 11 0.25 -1 -1 33516 -1 -1 51 54 0 0 success v8.0.0-11925-ga544f5fea-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-4.15.0-213-generic x86_64 2025-01-14T21:35:49 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/release/vtr-verilog-to-routing 65580 54 51 461 512 1 281 156 11 11 121 clb auto 24.7 MiB 0.16 2356 11469 1919 8714 836 64.0 MiB 0.12 0.00 5.64506 -244.834 -5.64506 5.64506 0.13 0.00146196 0.00133342 0.0458162 0.0422569 -1 -1 -1 -1 48 5066 26 2.09946e+06 614805 317060. 2620.33 1.31 0.36651 0.319953 10252 71876 -1 4625 16 1697 8023 407060 95904 5.13857 5.13857 -230.591 -5.13857 0 0 382250. 3159.09 0.01 0.15 0.06 -1 -1 0.01 0.0499744 0.0448408 351 351 -1 -1 -1 -1 |
4 | | - k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 399.84 vpr 1.07 GiB -1 -1 21.81 218380 1 3.70 -1 -1 145176 -1 -1 5511 641 0 0 success v8.0.0-11925-ga544f5fea-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-4.15.0-213-generic x86_64 2025-01-14T21:35:49 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/release/vtr-verilog-to-routing 1117152 641 128 55563 47815 1 19087 6280 89 89 7921 clb auto 300.2 MiB 18.05 230047 8461724 3459022 4875110 127592 1091.0 MiB 204.82 1.70 7.09259 -24894.9 -7.09259 7.09259 27.46 0.0722137 0.0620773 11.1205 9.22983 -1 -1 -1 -1 66 309563 40 2.46893e+08 6.92128e+07 3.31523e+07 4185.37 68.55 29.6499 24.5503 846610 8512169 -1 289933 30 70505 114345 10785585 2091912 4.98188 4.98188 -21717.1 -4.98188 0 0 4.13768e+07 5223.69 2.61 7.93 7.55 -1 -1 2.61 4.60052 3.86111 40340 2050 -1 -1 -1 -1 |
5 | | - k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 5.46 vpr 64.67 MiB -1 -1 0.88 25784 4 0.13 -1 -1 33088 -1 -1 47 54 0 0 success v8.0.0-11925-ga544f5fea-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-4.15.0-213-generic x86_64 2025-01-14T21:35:49 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/release/vtr-verilog-to-routing 66224 54 51 503 502 1 293 152 10 10 100 clb auto 25.4 MiB 1.53 2207 8657 1268 6725 664 64.7 MiB 0.12 0.00 4.72142 -243.243 -4.72142 4.72142 0.10 0.00138683 0.00126889 0.0371909 0.0344533 -1 -1 -1 -1 44 4688 46 1.94278e+06 590226 231289. 2312.89 1.36 0.376354 0.326721 8470 54129 -1 4028 17 1662 7146 368098 92041 3.78868 3.78868 -208.146 -3.78868 0 0 291571. 2915.71 0.01 0.14 0.05 -1 -1 0.01 0.0559049 0.0498459 310 281 -1 -1 -1 -1 |
6 | | - k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 415.20 vpr 1.04 GiB -1 -1 21.75 218308 1 4.05 -1 -1 145180 -1 -1 5620 641 0 0 success v8.0.0-11925-ga544f5fea-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-4.15.0-213-generic x86_64 2025-01-14T21:35:49 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/release/vtr-verilog-to-routing 1088640 641 128 55563 47815 1 19638 6389 89 89 7921 clb auto 308.1 MiB 52.99 226704 9072863 3788850 5116203 167810 1063.1 MiB 189.74 1.45 7.32093 -25503.3 -7.32093 7.32093 27.00 0.0695794 0.0596563 11.1854 9.32085 -1 -1 -1 -1 62 301435 41 2.47551e+08 7.12563e+07 3.13221e+07 3954.32 64.63 30.1669 25.0298 822850 7925305 -1 280695 33 74632 110486 9460418 1906659 4.74051 4.74051 -21753 -4.74051 0 0 3.86383e+07 4877.96 2.36 8.35 6.62 -1 -1 2.36 5.11529 4.30965 40780 2050 -1 -1 -1 -1 |
7 | | - k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 5.14 vpr 64.61 MiB -1 -1 0.49 25988 4 0.16 -1 -1 33144 -1 -1 50 54 0 0 success v8.0.0-11925-ga544f5fea-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-4.15.0-213-generic x86_64 2025-01-14T21:35:49 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/release/vtr-verilog-to-routing 66164 54 51 503 502 1 302 155 11 11 121 clb auto 25.5 MiB 0.55 2264 11803 2091 8793 919 64.6 MiB 0.15 0.01 4.6074 -231.734 -4.6074 4.6074 0.13 0.00143538 0.00131584 0.0463156 0.0428406 -1 -1 -1 -1 46 4761 36 2.13871e+06 633900 304223. 2514.24 1.58 0.37716 0.328993 10384 69934 -1 4032 15 1433 6356 300467 73316 3.80829 3.80829 -202.73 -3.80829 0 0 371547. 3070.64 0.01 0.12 0.06 -1 -1 0.01 0.0507242 0.0453634 307 281 -1 -1 -1 -1 |
| 1 | +arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time initial_placed_wirelength_est placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time initial_placed_CPD_est placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time ap_mem ap_time ap_full_legalizer_mem ap_full_legalizer_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time num_le num_luts num_add_blocks max_add_chain_length num_sub_blocks max_sub_chain_length |
| 2 | +k6_N8_gate_boost_0.2V_22nm.xml Md5Core.v common 285.87 vpr 1.07 GiB -1 -1 21.15 328044 27 17.19 -1 -1 136772 -1 -1 6530 641 0 0 success v8.0.0-12648-g60575e9eb-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T23:48:05 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 1127196 641 128 52026 52154 1 22146 7299 96 96 9216 clb auto 332.2 MiB 15.82 1 293360 9065987 3711370 5281819 72798 1100.8 MiB 87.32 0.64 63.9835 15.6932 -38098.7 -15.6932 15.6932 27.45 0.0673124 0.0602963 10.1706 8.43326 -1 -1 -1 -1 52 432440 35 2.87242e+08 7.87243e+07 3.22264e+07 3496.79 70.10 28.8986 24.6513 876764 7891077 -1 399137 17 95401 216864 15038479 3106649 13.6903 13.6903 -35069.4 -13.6903 0 0 3.95636e+07 4292.92 2.24 7.32 5.18 -1 -1 2.24 3.2763 2.91469 44106 14777 -1 -1 -1 -1 |
| 3 | +k6_N8_gate_boost_0.2V_22nm.xml cordic.v common 2.47 vpr 65.25 MiB -1 -1 0.45 26432 11 0.21 -1 -1 33212 -1 -1 50 54 0 0 success v8.0.0-12648-g60575e9eb-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T23:48:05 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 66820 54 51 461 512 1 279 155 11 11 121 clb auto 26.2 MiB 0.08 3521 2357 11387 1976 8700 711 65.3 MiB 0.07 0.00 6.1966 5.68811 -245.341 -5.68811 5.68811 0.09 0.000716615 0.0006463 0.0243569 0.0221714 -1 -1 -1 -1 46 5194 30 2.09946e+06 602750 304223. 2514.24 0.73 0.182335 0.162552 10132 69752 -1 4547 19 1747 8058 386967 94105 5.17977 5.17977 -229.771 -5.17977 0 0 371547. 3070.64 0.01 0.10 0.04 -1 -1 0.01 0.0385667 0.0352693 351 351 -1 -1 -1 -1 |
| 4 | +k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 339.81 vpr 953.70 MiB -1 -1 13.28 218372 1 3.24 -1 -1 144528 -1 -1 5506 641 0 0 success v8.0.0-12648-g60575e9eb-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T23:48:05 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 976588 641 128 55563 47815 1 19075 6275 89 89 7921 clb auto 330.3 MiB 10.44 1 214102 8568519 3563555 4885647 119317 953.7 MiB 169.32 1.12 17.4207 6.98821 -24570.4 -6.98821 6.98821 25.47 0.0471077 0.041108 9.13248 7.51499 -1 -1 -1 -1 64 294624 49 2.46893e+08 6.915e+07 3.22737e+07 4074.44 78.53 27.676 23.1791 838690 8307980 -1 274225 28 72425 118832 10979794 2166804 4.60329 4.60329 -21219.4 -4.60329 0 0 4.04365e+07 5104.97 2.30 5.71 5.61 -1 -1 2.30 2.97998 2.59225 40344 2050 -1 -1 -1 -1 |
| 5 | +k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 4.44 vpr 65.57 MiB -1 -1 0.41 25348 4 0.13 -1 -1 32876 -1 -1 48 54 0 0 success v8.0.0-12648-g60575e9eb-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T23:48:05 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 67144 54 51 503 502 1 293 153 10 10 100 clb auto 26.7 MiB 1.29 3063 2216 11196 1953 8114 1129 65.6 MiB 0.14 0.01 5.24197 4.75513 -244.6 -4.75513 4.75513 0.09 0.00169788 0.00158536 0.0530931 0.0496201 -1 -1 -1 -1 50 4239 34 1.94278e+06 602784 264954. 2649.54 1.48 0.359688 0.32242 8770 59529 -1 3822 16 1455 6320 297317 74232 3.99954 3.99954 -212.879 -3.99954 0 0 317040. 3170.40 0.01 0.18 0.04 -1 -1 0.01 0.0756285 0.0693569 310 281 -1 -1 -1 -1 |
| 6 | +k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 357.91 vpr 981.56 MiB -1 -1 12.96 218396 1 4.88 -1 -1 144524 -1 -1 5615 641 0 0 success v8.0.0-12648-g60575e9eb-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T23:48:05 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 1005120 641 128 55563 47815 1 19621 6384 89 89 7921 clb auto 336.8 MiB 44.88 1 218506 8826737 3646134 5035828 144775 981.6 MiB 155.92 1.22 19.4565 7.31966 -25233.7 -7.31966 7.31966 24.82 0.0474495 0.0415552 8.20397 6.77827 -1 -1 -1 -1 60 294604 45 2.47551e+08 7.11929e+07 3.04132e+07 3839.56 73.27 27.1474 22.801 814930 7734163 -1 276739 33 78983 115921 10759440 2250313 4.51897 4.51897 -21514.2 -4.51897 0 0 3.78426e+07 4777.50 2.27 6.83 4.86 -1 -1 2.27 3.77776 3.25281 40785 2050 -1 -1 -1 -1 |
| 7 | +k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 3.71 vpr 65.89 MiB -1 -1 0.41 25352 4 0.13 -1 -1 32860 -1 -1 49 54 0 0 success v8.0.0-12648-g60575e9eb-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T23:48:05 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 67476 54 51 503 502 1 301 154 11 11 121 clb auto 26.8 MiB 0.37 3371 2219 12102 2212 9004 886 65.9 MiB 0.08 0.00 5.48793 4.4172 -224.447 -4.4172 4.4172 0.09 0.000674884 0.000607414 0.0249059 0.0227895 -1 -1 -1 -1 46 4716 45 2.13871e+06 621222 304223. 2514.24 1.64 0.233573 0.207329 10384 69934 -1 3942 18 1779 7182 348702 84785 3.54243 3.54243 -193.203 -3.54243 0 0 371547. 3070.64 0.01 0.09 0.04 -1 -1 0.01 0.0361351 0.0331666 307 281 -1 -1 -1 -1 |
0 commit comments