We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2ef555f commit d390291Copy full SHA for d390291
doc/src/vpr/file_formats.rst
@@ -1120,7 +1120,8 @@ Lines starting with # are comments and ignored. Each other line should specify e
1120
a source/sink node pair and its delay.
1121
1122
This allows more accurate modeling of switch delays in the RR graph without creating many switch types
1123
-in the architecture file and limiting them to small regions.
+in the architecture file and limiting them to small regions. This can be useful for more detailed modeling of
1124
+a fabricated FPGA where layout differences lead to small delay differences in the same type of routing switch.
1125
1126
Network-on-Chip (NoC) Traffic Flows Format (.flows)
1127
---------------------------------------------------
0 commit comments