Skip to content

Commit acbb0be

Browse files
committed
update strong odin
1 parent a3256f4 commit acbb0be

File tree

6 files changed

+38
-38
lines changed

6 files changed

+38
-38
lines changed
Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,3 @@
1-
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time placed_wirelength_est place_mem place_time place_quench_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_total_timing_analysis_time crit_path_total_sta_time num_le num_luts num_add_blocks max_add_chain_length num_sub_blocks max_sub_chain_length
2-
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_4x4.v common 2.19 vpr 60.29 MiB 0.01 5940 -1 -1 1 0.01 -1 -1 30040 -1 -1 3 9 0 -1 success v8.0.0-6793-gb52911b9f release IPO VTR_ASSERT_LEVEL=2 GNU 7.5.0 on Linux-4.15.0-167-generic x86_64 2022-11-27T15:52:14 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing 61732 9 8 71 66 1 38 20 5 5 25 clb auto 21.7 MiB 0.70 91 60.3 MiB 0.05 0.00 2.25879 -23.356 -2.25879 2.25879 0.04 6.8478e-05 5.2775e-05 0.00240114 0.0021422 22 255 38 151211 75605.7 31301.6 1252.07 0.40 0.0392757 0.0349865 206 26 258 311 14648 7518 3.30771 3.30771 -40.0956 -3.30771 0 0 38887.3 1555.49 0.00 0.02 0.00690301 0.00615741 14 16 16 6 0 0
3-
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_9x9.v common 4.55 vpr 61.41 MiB 0.03 6180 -1 -1 1 0.01 -1 -1 30324 -1 -1 8 19 0 -1 success v8.0.0-6793-gb52911b9f release IPO VTR_ASSERT_LEVEL=2 GNU 7.5.0 on Linux-4.15.0-167-generic x86_64 2022-11-27T15:52:14 betzgrp-wintermute.eecg.utoronto.ca /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing 62888 19 18 299 240 1 145 45 6 6 36 clb auto 23.2 MiB 2.75 478 61.4 MiB 0.08 0.00 3.94024 -71.7219 -3.94024 3.94024 0.07 0.000252722 0.000200689 0.0166422 0.0143395 52 1045 34 403230 201615 110337. 3064.92 0.52 0.117758 0.100897 821 23 887 1458 56303 21734 6.26688 6.26688 -119.667 -6.26688 0 0 143382. 3982.83 0.02 0.05 0.0251089 0.0229516 62 81 85 13 0 0
1+
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time num_le num_luts num_add_blocks max_add_chain_length num_sub_blocks max_sub_chain_length
2+
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_4x4.v common 72.66 vpr 643.41 MiB 2.66 37628 -1 -1 1 0.03 -1 -1 33724 -1 -1 3 9 0 -1 success 81e1de1-dirty release IPO VTR_ASSERT_LEVEL=3 sanitizers GNU 9.5.0 on Linux-5.10.35-v8 x86_64 2024-06-20T21:53:57 gh-actions-runner-vtr-auto-spawned12 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 658848 9 8 71 66 1 38 20 5 5 25 clb auto 491.2 MiB 32.62 92 533 191 336 6 619.0 MiB 0.20 0.01 2.68643 -29.137 -2.68643 2.68643 1.09 0.00136909 0.00124418 0.0313864 0.0282401 34 242 24 151211 75605.7 45067.1 1802.68 7.09 0.516823 0.462489 2028 7167 -1 188 14 128 167 5234 2690 2.92343 2.92343 -35.9761 -2.92343 0 0 54748.7 2189.95 0.08 0.21 0.63 -1 -1 0.08 0.0475815 0.04299 14 16 16 6 0 0
3+
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_9x9.v common 287.90 vpr 775.64 MiB 2.99 38664 -1 -1 1 0.04 -1 -1 34044 -1 -1 8 19 0 -1 success 81e1de1-dirty release IPO VTR_ASSERT_LEVEL=3 sanitizers GNU 9.5.0 on Linux-5.10.35-v8 x86_64 2024-06-20T21:53:57 gh-actions-runner-vtr-auto-spawned12 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 794260 19 18 299 240 1 145 45 6 6 36 clb auto 616.1 MiB 229.32 462 2285 923 1337 25 770.2 MiB 0.85 0.03 4.80824 -97.5117 -4.80824 4.80824 2.61 0.00435799 0.00387677 0.139976 0.124591 52 1203 32 403230 201615 110337. 3064.92 13.74 1.2453 1.1082 4014 20275 -1 836 19 812 1258 50535 19426 5.25146 5.25146 -110.429 -5.25146 0 0 143382. 3982.83 0.21 1.05 1.77 -1 -1 0.21 0.19586 0.176948 62 81 85 13 0 0
Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,2 +1,2 @@
11
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time
2-
k6_N10_mem32K_40nm_fc_abs.xml stereovision3.v common 39.72 vpr 371.32 MiB 4.93 141560 -1 -1 4 0.19 -1 -1 37100 -1 -1 19 11 0 0 success 6bddfe3-dirty release IPO VTR_ASSERT_LEVEL=3 sanitizers GNU 9.5.0 on Linux-5.10.35-v8 x86_64 2024-06-19T14:09:49 gh-actions-runner-vtr-auto-spawned162 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 380228 11 30 262 292 2 104 60 7 7 49 clb auto 98.8 MiB 2.00 415 2283 332 1882 69 271.0 MiB 0.74 0.03 2.44263 -182.728 -2.44263 2.32857 1.56 0.00603705 0.00530478 0.147109 0.124499 26 488 20 1.07788e+06 1.02399e+06 114650. 2339.80 13.60 1.99053 1.75425 2856 27158 -1 469 20 710 1720 65018 15535 2.43392 2.28763 -181.244 -2.43392 0 0 128849. 2629.56 0.22 1.02 0.86 -1 -1 0.22 0.270374 0.241053
2+
k6_N10_mem32K_40nm_fc_abs.xml stereovision3.v common 42.39 vpr 326.02 MiB 6.49 141788 -1 -1 4 0.23 -1 -1 36936 -1 -1 19 11 0 0 success 81e1de1-dirty release IPO VTR_ASSERT_LEVEL=3 sanitizers GNU 9.5.0 on Linux-5.10.35-v8 x86_64 2024-06-20T21:53:57 gh-actions-runner-vtr-auto-spawned12 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 333844 11 30 262 292 2 104 60 7 7 49 clb auto 98.2 MiB 2.63 415 2283 332 1882 69 270.7 MiB 0.92 0.04 2.44263 -182.728 -2.44263 2.32857 1.99 0.0072204 0.00635506 0.177535 0.150289 26 488 20 1.07788e+06 1.02399e+06 114650. 2339.80 8.38 1.19418 1.05316 2856 27158 -1 469 20 710 1720 65018 15535 2.43392 2.28763 -181.244 -2.43392 0 0 128849. 2629.56 0.29 1.32 1.15 -1 -1 0.29 0.330512 0.294869

0 commit comments

Comments
 (0)