Skip to content

Commit 8cd6d49

Browse files
jeanlegojeanlego
committed
Odin: add expected results for unary bm
1 parent 1e9e723 commit 8cd6d49

File tree

2 files changed

+150
-0
lines changed

2 files changed

+150
-0
lines changed

‎ODIN_II/regression_test/benchmark/task/operators/simulation_result.json

Lines changed: 75 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3470,6 +3470,81 @@
34703470
"Estimated LUTs": 7,
34713471
"Total Node": 9
34723472
},
3473+
"operators/twobits_arithmetic_uminus/k6_N10_40nm": {
3474+
"test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
3475+
"architecture": "k6_N10_40nm.xml",
3476+
"blif": "twobits_arithmetic_uminus.blif",
3477+
"max_rss(MiB)": 33.6,
3478+
"exec_time(ms)": 10.7,
3479+
"simulation_time(ms)": 1.8,
3480+
"test_coverage(%)": 100,
3481+
"Latch Drivers": 1,
3482+
"Pi": 3,
3483+
"Po": 4,
3484+
"logic element": 15,
3485+
"latch": 3,
3486+
"generic logic size": 6,
3487+
"Longest Path": 8,
3488+
"Average Path": 5,
3489+
"Estimated LUTs": 15,
3490+
"Total Node": 19
3491+
},
3492+
"operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
3493+
"test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
3494+
"architecture": "k6_N10_mem32K_40nm.xml",
3495+
"blif": "twobits_arithmetic_uminus.blif",
3496+
"max_rss(MiB)": 49.6,
3497+
"exec_time(ms)": 94.7,
3498+
"simulation_time(ms)": 1.8,
3499+
"test_coverage(%)": 100,
3500+
"Latch Drivers": 1,
3501+
"Pi": 3,
3502+
"Po": 4,
3503+
"logic element": 15,
3504+
"latch": 3,
3505+
"generic logic size": 6,
3506+
"Longest Path": 8,
3507+
"Average Path": 5,
3508+
"Estimated LUTs": 15,
3509+
"Total Node": 19
3510+
},
3511+
"operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
3512+
"test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
3513+
"architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
3514+
"blif": "twobits_arithmetic_uminus.blif",
3515+
"max_rss(MiB)": 52.2,
3516+
"exec_time(ms)": 97.7,
3517+
"simulation_time(ms)": 1.7,
3518+
"test_coverage(%)": 100,
3519+
"Latch Drivers": 1,
3520+
"Pi": 3,
3521+
"Po": 4,
3522+
"logic element": 12,
3523+
"latch": 3,
3524+
"Adder": 3,
3525+
"generic logic size": 4,
3526+
"Longest Path": 8,
3527+
"Average Path": 5,
3528+
"Estimated LUTs": 12,
3529+
"Total Node": 19
3530+
},
3531+
"operators/twobits_arithmetic_uminus/no_arch": {
3532+
"test_name": "operators/twobits_arithmetic_uminus/no_arch",
3533+
"blif": "twobits_arithmetic_uminus.blif",
3534+
"max_rss(MiB)": 30.6,
3535+
"exec_time(ms)": 6.9,
3536+
"simulation_time(ms)": 1.9,
3537+
"test_coverage(%)": 100,
3538+
"Latch Drivers": 1,
3539+
"Pi": 3,
3540+
"Po": 4,
3541+
"logic element": 15,
3542+
"latch": 3,
3543+
"Longest Path": 8,
3544+
"Average Path": 5,
3545+
"Estimated LUTs": 15,
3546+
"Total Node": 19
3547+
},
34733548
"DEFAULT": {
34743549
"test_name": "n/a",
34753550
"architecture": "n/a",

‎ODIN_II/regression_test/benchmark/task/operators/synthesis_result.json

Lines changed: 75 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3656,6 +3656,81 @@
36563656
"Estimated LUTs": 5,
36573657
"Total Node": 7
36583658
},
3659+
"operators/twobits_arithmetic_uminus/k6_N10_40nm": {
3660+
"test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
3661+
"architecture": "k6_N10_40nm.xml",
3662+
"verilog": "twobits_arithmetic_uminus.v",
3663+
"max_rss(MiB)": 35.1,
3664+
"exec_time(ms)": 13.7,
3665+
"synthesis_time(ms)": 3.9,
3666+
"Latch Drivers": 1,
3667+
"Pi": 3,
3668+
"Po": 4,
3669+
"logic element": 11,
3670+
"latch": 3,
3671+
"generic logic size": 6,
3672+
"Longest Path": 7,
3673+
"Average Path": 4,
3674+
"Estimated LUTs": 11,
3675+
"Total Node": 15
3676+
},
3677+
"operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
3678+
"test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
3679+
"architecture": "k6_N10_mem32K_40nm.xml",
3680+
"verilog": "twobits_arithmetic_uminus.v",
3681+
"max_rss(MiB)": 51.5,
3682+
"exec_time(ms)": 96,
3683+
"synthesis_time(ms)": 3.1,
3684+
"Latch Drivers": 1,
3685+
"Pi": 3,
3686+
"Po": 4,
3687+
"logic element": 11,
3688+
"latch": 3,
3689+
"Multiplier": 0,
3690+
"Memory": 0,
3691+
"generic logic size": 6,
3692+
"Longest Path": 7,
3693+
"Average Path": 4,
3694+
"Estimated LUTs": 11,
3695+
"Total Node": 15
3696+
},
3697+
"operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
3698+
"test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
3699+
"architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
3700+
"verilog": "twobits_arithmetic_uminus.v",
3701+
"max_rss(MiB)": 52.2,
3702+
"exec_time(ms)": 105.4,
3703+
"synthesis_time(ms)": 3.2,
3704+
"Latch Drivers": 1,
3705+
"Pi": 3,
3706+
"Po": 4,
3707+
"logic element": 8,
3708+
"latch": 3,
3709+
"Adder": 3,
3710+
"Multiplier": 0,
3711+
"Memory": 0,
3712+
"generic logic size": 4,
3713+
"Longest Path": 7,
3714+
"Average Path": 4,
3715+
"Estimated LUTs": 8,
3716+
"Total Node": 15
3717+
},
3718+
"operators/twobits_arithmetic_uminus/no_arch": {
3719+
"test_name": "operators/twobits_arithmetic_uminus/no_arch",
3720+
"verilog": "twobits_arithmetic_uminus.v",
3721+
"max_rss(MiB)": 32.5,
3722+
"exec_time(ms)": 6.5,
3723+
"synthesis_time(ms)": 3.7,
3724+
"Latch Drivers": 1,
3725+
"Pi": 3,
3726+
"Po": 4,
3727+
"logic element": 11,
3728+
"latch": 3,
3729+
"Longest Path": 7,
3730+
"Average Path": 4,
3731+
"Estimated LUTs": 11,
3732+
"Total Node": 15
3733+
},
36593734
"DEFAULT": {
36603735
"test_name": "n/a",
36613736
"architecture": "n/a",

0 commit comments

Comments
 (0)