Skip to content

Commit 874d60e

Browse files
committed
fix typo on memory init for simulation
1 parent 2f2833d commit 874d60e

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

ODIN_II/SRC/simulate_blif.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1627,7 +1627,7 @@ static void compute_flipflop_node(nnode_t *node, int cycle)
16271627
{
16281628
verify_i_o_availabilty(node, 2, 1);
16291629

1630-
signed char D = get_pin_value(node->input_pins[0],cycle-1);
1630+
signed char D = get_pin_value(node->input_pins[0],cycle);
16311631
signed char Q = get_pin_value(node->output_pins[0],cycle-1);
16321632
npin_t *clock_pin = node->input_pins[1];
16331633
npin_t *output_pin = node->output_pins[0];
@@ -2193,7 +2193,7 @@ static void compute_single_port_memory(nnode_t *node, int cycle)
21932193

21942194
bool trigger = ff_trigger(RISING_EDGE_SENSITIVITY, signals->clk, cycle);
21952195

2196-
if (!node->memory_data.empty())
2196+
if (node->memory_data.empty())
21972197
instantiate_memory(node, signals->data->count, signals->addr->count);
21982198

21992199
read_write_to_memory(node, signals->addr, signals->out, signals->data, trigger, signals->we, cycle);

0 commit comments

Comments
 (0)