Skip to content

Commit 6041158

Browse files
acomodikmurray
authored andcommitted
add port equivalence when checking ports of tiles and pb_types
Signed-off-by: Alessandro Comodi <[email protected]>
1 parent e0e2c44 commit 6041158

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

libs/libarchfpga/src/read_xml_arch_file.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4719,7 +4719,8 @@ static void check_port_equivalence(t_physical_tile_type& physical_tile, t_logica
47194719

47204720
if (0 != strcmp(tile_port.name, block_port.name)
47214721
|| tile_port.type != block_port.type
4722-
|| tile_port.num_pins != block_port.num_pins) {
4722+
|| tile_port.num_pins != block_port.num_pins
4723+
|| tile_port.equivalent != block_port.equivalent) {
47234724
archfpga_throw(__FILE__, __LINE__,
47244725
"Logical and Physical types do not have equivalent port specifications.\n");
47254726
}

0 commit comments

Comments
 (0)