Skip to content

Commit 408648e

Browse files
authored
Linked the titan benchmark running links
1 parent aec608f commit 408648e

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

README.developers.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -579,13 +579,13 @@ k6_frac_N10_frac_chain_mem32K_40nm.xml ch_intrinsics.v common 9f591f6-
579579

580580
### Example: Titan Benchmarks QoR Measurements
581581

582-
The Titan benchmarks are a group of large benchmark circuits from a wide range of applications, which are compatible with the VTR project.
582+
The [Titan benchmarks](https://docs.verilogtorouting.org/en/latest/vtr/benchmarks/#titan-benchmarks) are a group of large benchmark circuits from a wide range of applications, which are compatible with the VTR project.
583583
The are typically used as post-technology mapped netlists which have been pre-synthesized with Quartus.
584584
They are substantially larger and more realistic than the VTR benchmarks, but can only target specifically compatible architectures.
585585
They are used primarily to evaluate the optimization quality and scalability of VTR's CAD algorithms while targeting a fixed architecture (e.g. at a fixed channel width).
586586

587587
A typical approach to evaluating an algorithm change would be to run `vtr_reg_titan` task from the weekly regression test:
588-
588+
#### [Running and Integrating the Titan Benchmarks with VTR](https://docs.verilogtorouting.org/en/latest/tutorials/titan_benchmarks/)
589589
```shell
590590
#From the VTR root
591591

0 commit comments

Comments
 (0)