|
80 | 80 | <tiles>
|
81 | 81 | <tile name="io" capacity="8">
|
82 | 82 | <equivalent_sites>
|
83 |
| - <site pb_type="io"> |
84 |
| - <direct from="io.outpad" to="io.outpad"/> |
85 |
| - <direct from="io.inpad" to="io.inpad"/> |
86 |
| - <direct from="io.clock" to="io.clock"/> |
87 |
| - </site> |
| 83 | + <site pb_type="io" pin_mapping="direct"/> |
88 | 84 | </equivalent_sites>
|
89 | 85 | <input name="outpad" num_pins="1"/>
|
90 | 86 | <output name="inpad" num_pins="1"/>
|
|
99 | 95 | </tile>
|
100 | 96 | <tile name="clb">
|
101 | 97 | <equivalent_sites>
|
102 |
| - <site pb_type="clb"> |
103 |
| - <direct from="clb.I" to="clb.I"/> |
104 |
| - <direct from="clb.O" to="clb.O"/> |
105 |
| - <direct from="clb.clk" to="clb.clk"/> |
106 |
| - </site> |
| 98 | + <site pb_type="clb" pin_mapping="direct"/> |
107 | 99 | </equivalent_sites>
|
108 | 100 | <input name="I" num_pins="33" equivalent="full"/>
|
109 | 101 | <output name="O" num_pins="10" equivalent="instance"/>
|
|
113 | 105 | </tile>
|
114 | 106 | <tile name="mult_36" height="4">
|
115 | 107 | <equivalent_sites>
|
116 |
| - <site pb_type="mult_36"> |
117 |
| - <direct from="mult_36.a" to="mult_36.a"/> |
118 |
| - <direct from="mult_36.b" to="mult_36.b"/> |
119 |
| - <direct from="mult_36.out" to="mult_36.out"/> |
120 |
| - </site> |
| 108 | + <site pb_type="mult_36" pin_mapping="direct"/> |
121 | 109 | </equivalent_sites>
|
122 | 110 | <input name="a" num_pins="36"/>
|
123 | 111 | <input name="b" num_pins="36"/>
|
|
126 | 114 | </tile>
|
127 | 115 | <tile name="memory" height="6">
|
128 | 116 | <equivalent_sites>
|
129 |
| - <site pb_type="memory"> |
130 |
| - <direct from="memory.addr1" to="memory.addr1"/> |
131 |
| - <direct from="memory.addr2" to="memory.addr2"/> |
132 |
| - <direct from="memory.data" to="memory.data"/> |
133 |
| - <direct from="memory.we1" to="memory.we1"/> |
134 |
| - <direct from="memory.we2" to="memory.we2"/> |
135 |
| - <direct from="memory.out" to="memory.out"/> |
136 |
| - <direct from="memory.clk" to="memory.clk"/> |
137 |
| - </site> |
| 117 | + <site pb_type="memory" pin_mapping="direct"/> |
138 | 118 | </equivalent_sites>
|
139 | 119 | <input name="addr1" num_pins="17"/>
|
140 | 120 | <input name="addr2" num_pins="17"/>
|
|
0 commit comments