Skip to content

Commit 18a0fe6

Browse files
committed
flow: Fix expected exit code in strong_clock_pll
1 parent 508b52f commit 18a0fe6

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed
Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,3 @@
1-
arch circuit script_params vtr_flow_elapsed_time error odin_synth_time max_odin_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_revision vpr_status hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_time placed_wirelength_est place_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est routed_wirelength total_nets_routed total_connections_routed total_heap_pushes total_heap_pops logic_block_area_total logic_block_area_used routing_area_total routing_area_per_tile crit_path_route_success_iteration critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_route_time
2-
k6_frac_N10_mem32K_40nm_clk_pll_valid.xml multiclock_buf.blif common 0.55 -1 -1 -1 -1 -1 -1 -1 -1 -1 4 8 0 0 v8.0.0-1593-g83eb4c909-dirty success kmurray-ThinkPad-W530 /home/kmurray/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_pll/run010/k6_frac_N10_mem32K_40nm_clk_pll_valid.xml/multiclock_buf.blif/common 23496 8 4 25 28 5 19 19 6 6 36 clb auto 0.41 33 0.01 1.2518 -5.38119 -1.2518 88 18 18 1374 518 431152 215576 56755.0 1576.53 2 1.72803 -7.04473 -1.72803 -0.669015 -0.398071 0.00
3-
k6_frac_N10_mem32K_40nm_clk_pll_invalid.xml multiclock_buf.blif common 0.17 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 unknown exited with return code 139 kmurray-ThinkPad-W530 /home/kmurray/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_pll/run010/k6_frac_N10_mem32K_40nm_clk_pll_invalid.xml/multiclock_buf.blif/common 14708 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
1+
arch circuit script_params vtr_flow_elapsed_time error odin_synth_time max_odin_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_revision vpr_status hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_time placed_wirelength_est place_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est routed_wirelength total_nets_routed total_connections_routed total_heap_pushes total_heap_pops logic_block_area_total logic_block_area_used routing_area_total routing_area_per_tile crit_path_route_success_iteration critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_route_time
2+
k6_frac_N10_mem32K_40nm_clk_pll_valid.xml multiclock_buf.blif common 0.55 -1 -1 -1 -1 -1 -1 -1 -1 -1 4 8 0 0 v8.0.0-1596-g508b52fad success kmurray-ThinkPad-W530 /home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_pll/run001/k6_frac_N10_mem32K_40nm_clk_pll_valid.xml/multiclock_buf.blif/common 23812 8 4 25 28 5 19 19 6 6 36 clb auto 0.41 33 0.01 1.2518 -5.38119 -1.2518 88 18 18 1374 518 431152 215576 56755.0 1576.53 2 1.72803 -7.04473 -1.72803 -0.669015 -0.398071 0.00
3+
k6_frac_N10_mem32K_40nm_clk_pll_invalid.xml multiclock_buf.blif common 0.04 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 v8.0.0-1596-g508b52fad exited with return code 1 kmurray-ThinkPad-W530 /home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_pll/run001/k6_frac_N10_mem32K_40nm_clk_pll_invalid.xml/multiclock_buf.blif/common 16692 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1

0 commit comments

Comments
 (0)