@@ -58,7 +58,7 @@ void partial_map_node(nnode_t* node, short traverse_number, netlist_t* netlist);
58
58
void instantiate_not_logic (nnode_t * node, short mark, netlist_t * netlist);
59
59
bool eliminate_buffer (nnode_t * node, short , netlist_t *);
60
60
void instantiate_bitwise_logic (nnode_t * node, operation_list op, short mark, netlist_t * netlist);
61
- void instantiate_bitwise_reduction (nnode_t * node, operation_list op, short mark, netlist_t * netlist );
61
+ void instantiate_bitwise_reduction (nnode_t * node, operation_list op, short mark);
62
62
void instantiate_logical_logic (nnode_t * node, operation_list op, short mark, netlist_t * netlist);
63
63
void instantiate_EQUAL (nnode_t * node, operation_list type, short mark, netlist_t * netlist);
64
64
void instantiate_GE (nnode_t * node, operation_list type, short mark, netlist_t * netlist);
@@ -627,11 +627,11 @@ void instantiate_logical_logic(nnode_t* node, operation_list op, short mark, net
627
627
/* connect inputs. In the case that a signal is smaller than the other then zero pad */
628
628
for (i = 0 ; i < width_a; i++) {
629
629
/* Joining the inputs to the input 1 of that gate */
630
- remap_pin_to_new_node (node->input_pins [i], reduction1, i);
630
+ remap_pin_to_new_node (node->input_pins [i], reduction1, i);
631
631
}
632
632
for (i = 0 ; i < width_b; i++) {
633
633
/* Joining the inputs to the input 1 of that gate */
634
- remap_pin_to_new_node (node->input_pins [i + port_B_offset], reduction2, i);
634
+ remap_pin_to_new_node (node->input_pins [i + port_B_offset], reduction2, i);
635
635
}
636
636
637
637
connect_nodes (reduction1, 0 , new_logic_cell, 0 );
@@ -647,7 +647,7 @@ void instantiate_logical_logic(nnode_t* node, operation_list op, short mark, net
647
647
* (function: instantiate_bitwise_reduction )
648
648
* Makes 2 input gates to break into bitwise
649
649
*-------------------------------------------------------------------------------------------*/
650
- void instantiate_bitwise_reduction (nnode_t * node, operation_list op, short mark, netlist_t * netlist ) {
650
+ void instantiate_bitwise_reduction (nnode_t * node, operation_list op, short mark) {
651
651
int i;
652
652
int width_a;
653
653
nnode_t * new_logic_cell;
@@ -695,7 +695,7 @@ void instantiate_bitwise_reduction(nnode_t* node, operation_list op, short mark,
695
695
/* connect inputs. In the case that a signal is smaller than the other then zero pad */
696
696
for (i = 0 ; i < width_a; i++) {
697
697
/* Joining the inputs to the input 1 of that gate */
698
- remap_pin_to_new_node (node->input_pins [i], new_logic_cell, i);
698
+ remap_pin_to_new_node (node->input_pins [i], new_logic_cell, i);
699
699
}
700
700
701
701
remap_pin_to_new_node (node->output_pins [0 ], new_logic_cell, 0 );
0 commit comments