Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Test

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
775 workflow run results
775 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

3D Placement Constraints
Test #8818: Pull request #2623 synchronize by soheilshahrouz
June 21, 2024 23:09 3h 40m 25s 3d_constraints
June 21, 2024 23:09 3h 40m 25s
Update BinaryHeap to FourAryHeap
Test #8817: Pull request #2627 synchronize by nedsels
June 21, 2024 17:39 4h 0m 39s nedsels:improve_binary_heap
June 21, 2024 17:39 4h 0m 39s
Use Simple Place Delay Model By Default
Test #8816: Pull request #2608 synchronize by amin1377
June 21, 2024 17:15 4h 21m 22s enable_simple_place_delay_matrix
June 21, 2024 17:15 4h 21m 22s
Update BinaryHeap to FourAryHeap
Test #8815: Pull request #2627 opened by nedsels
June 21, 2024 17:07 32m 19s nedsels:improve_binary_heap
June 21, 2024 17:07 32m 19s
Remove has_path_to_sink
Test #8814: Pull request #2626 opened by amin1377
June 21, 2024 15:59 7h 4m 41s remove_has_path_to_sink
June 21, 2024 15:59 7h 4m 41s
June 21, 2024 14:44 4h 10m 14s
Test
Test #8811: Scheduled
June 21, 2024 00:45 5h 12m 34s master
June 21, 2024 00:45 5h 12m 34s
CHAN Node Count - High Fanout RT
Test #8810: Pull request #2624 opened by amin1377
June 20, 2024 21:53 5h 7m 23s high_fanout_rt
June 20, 2024 21:53 5h 7m 23s
3D Placement Constraints
Test #8809: Pull request #2623 opened by soheilshahrouz
June 20, 2024 21:34 51m 49s 3d_constraints
June 20, 2024 21:34 51m 49s
Accurate Xilinx 7 series architecture
Test #8808: Pull request #2301 synchronize by WhiteNinjaZ
June 20, 2024 16:51 4h 46m 35s byuccl:joshua-xan
June 20, 2024 16:51 4h 46m 35s
Placement Refactoring
Test #8807: Pull request #2396 synchronize by amin1377
June 20, 2024 15:57 4h 26m 4s placement_move_primitive
June 20, 2024 15:57 4h 26m 4s
Placement Refactoring
Test #8806: Pull request #2396 synchronize by amin1377
June 20, 2024 15:49 8m 29s placement_move_primitive
June 20, 2024 15:49 8m 29s
Accurate Xilinx 7 series architecture
Test #8805: Pull request #2301 synchronize by WhiteNinjaZ
June 20, 2024 15:45 1h 6m 6s byuccl:joshua-xan
June 20, 2024 15:45 1h 6m 6s
Placement Refactoring
Test #8804: Pull request #2396 synchronize by amin1377
June 20, 2024 15:15 34m 24s placement_move_primitive
June 20, 2024 15:15 34m 24s
Use Simple Place Delay Model By Default
Test #8803: Pull request #2608 synchronize by amin1377
June 20, 2024 15:12 4h 5m 35s enable_simple_place_delay_matrix
June 20, 2024 15:12 4h 5m 35s
Test
Test #8802: Scheduled
June 20, 2024 00:45 4h 20m 41s master
June 20, 2024 00:45 4h 20m 41s
Merge pull request #2615 from verilog-to-routing/legalizer_frontend
Test #8798: Commit 95b8fee pushed by vaughnbetz
June 19, 2024 14:28 4h 36m 1s master
June 19, 2024 14:28 4h 36m 1s
Use Simple Place Delay Model By Default
Test #8797: Pull request #2608 synchronize by amin1377
June 19, 2024 14:00 3h 50m 26s enable_simple_place_delay_matrix
June 19, 2024 14:00 3h 50m 26s
legalizer frontend
Test #8796: Pull request #2615 synchronize by KA7E
June 19, 2024 08:00 4h 26m 53s legalizer_frontend
June 19, 2024 08:00 4h 26m 53s
legalizer frontend
Test #8795: Pull request #2615 synchronize by KA7E
June 19, 2024 07:32 29m 5s legalizer_frontend
June 19, 2024 07:32 29m 5s
[WIP] Tileable Routing Resource Graph Builder
Test #8794: Pull request #2135 synchronize by tangxifan
June 19, 2024 03:44 4h 21m 44s openfpga
June 19, 2024 03:44 4h 21m 44s
ProTip! You can narrow down the results and go further in time using created:<2024-06-19 or the other filters available.