You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
When I used CubeMX to verify clock settings of NUCLEO-H563ZI, an error occurred.
I also looked at reference datasheet for H563ZI chip and found some parts that were not optimized.
The maximum clock for ADC/DAC components is 125MHz, but HCLK is 250MHz, so input clock is too high.
As an idea, by setting PLL2 to N = 125R = 4 it is possible to supply 125MHz from PLL2R to ADC/DAC.
Hi @dojyorin
I didn't check the ADC/DAC but for LPUART, it is correct this allows to get low baudrate (9600) else it will not be available.
Feel free to provide a PR to fix ADC/DAC
When I used CubeMX to verify clock settings of NUCLEO-H563ZI, an error occurred.
I also looked at reference datasheet for H563ZI chip and found some parts that were not optimized.
Arduino_Core_STM32/variants/STM32H5xx/H563Z(G-I)T_H573ZIT/variant_NUCLEO_H563ZI.cpp
Line 238 in 6e60087
The maximum clock for ADC/DAC components is 125MHz, but HCLK is 250MHz, so input clock is too high.
As an idea, by setting PLL2 to
N = 125
R = 4
it is possible to supply 125MHz from PLL2R to ADC/DAC.Arduino_Core_STM32/variants/STM32H5xx/H563Z(G-I)T_H573ZIT/variant_NUCLEO_H563ZI.cpp
Line 237 in 6e60087
The LPUART will accept up to 250MHz, but PLL2Q is set to 32MHz, which may result in reduced performance.
I think using a PCLK3 (250MHz) would be fine.
The H563ZI Generic board seems to have same problem.
Arduino_Core_STM32/variants/STM32H5xx/H563Z(G-I)T_H573ZIT/generic_clock.c
Line 81 in 6e60087
The text was updated successfully, but these errors were encountered: