@@ -37,7 +37,8 @@ extern "C" {
37
37
#endif
38
38
39
39
#if defined(TIM1_BASE ) && !defined(TIM1_IRQn )
40
- #if defined(STM32C0xx ) || defined(STM32F0xx ) || defined(STM32G0xx )
40
+ #if defined(STM32C0xx ) || defined(STM32F0xx ) || defined(STM32G0xx ) || \
41
+ defined(STM32U0xx )
41
42
#define TIM1_IRQn TIM1_BRK_UP_TRG_COM_IRQn
42
43
#define TIM1_IRQHandler TIM1_BRK_UP_TRG_COM_IRQHandler
43
44
#elif defined(STM32F1xx ) || defined(STM32G4xx )
@@ -82,7 +83,7 @@ extern "C" {
82
83
83
84
#if defined(TIM6_BASE ) && !defined(TIM6_IRQn )
84
85
#if defined(DAC_BASE ) || defined(DAC1_BASE )
85
- #if defined(STM32G0xx )
86
+ #if defined(STM32G0xx ) || defined( STM32U0xx )
86
87
#define TIM6_IRQn TIM6_DAC_LPTIM1_IRQn
87
88
#define TIM6_IRQHandler TIM6_DAC_LPTIM1_IRQHandler
88
89
#elif !defined(STM32F1xx ) && !defined(STM32H5xx ) && !defined(STM32L1xx ) && \
@@ -94,7 +95,7 @@ extern "C" {
94
95
#endif
95
96
96
97
#if defined(TIM7_BASE ) && !defined(TIM7_IRQn )
97
- #if defined(STM32G0xx ) && defined(LPTIM2_BASE )
98
+ #if ( defined(STM32G0xx ) || defined( STM32U0xx ) ) && defined(LPTIM2_BASE )
98
99
#define TIM7_IRQn TIM7_LPTIM2_IRQn
99
100
#define TIM7_IRQHandler TIM7_LPTIM2_IRQHandler
100
101
#elif defined(STM32G4xx )
@@ -159,6 +160,10 @@ extern "C" {
159
160
#define TIM15_IRQn TIM1_BRK_TIM15_IRQn
160
161
#define TIM15_IRQHandler TIM1_BRK_TIM15_IRQHandler
161
162
#endif
163
+ #if defined(STM32U0xx ) && defined(LPTIM3_BASE )
164
+ #define TIM15_IRQn TIM15_LPTIM3_IRQn
165
+ #define TIM15_IRQHandler TIM15_LPTIM3_IRQHandler
166
+ #endif
162
167
#endif
163
168
#if defined(TIM16_BASE ) && !defined(TIM16_IRQn )
164
169
#if defined(STM32F1xx ) || defined(STM32F3xx ) || defined(STM32G4xx ) || defined(STM32L4xx ) || \
0 commit comments