@@ -548,6 +548,16 @@ extern "C" {
548
548
#define OB_SRAM134_RST_ERASE OB_SRAM_RST_ERASE
549
549
#define OB_SRAM134_RST_NOT_ERASE OB_SRAM_RST_NOT_ERASE
550
550
#endif /* STM32U5 */
551
+ #if defined(STM32U0 )
552
+ #define OB_USER_nRST_STOP OB_USER_NRST_STOP
553
+ #define OB_USER_nRST_STDBY OB_USER_NRST_STDBY
554
+ #define OB_USER_nRST_SHDW OB_USER_NRST_SHDW
555
+ #define OB_USER_nBOOT_SEL OB_USER_NBOOT_SEL
556
+ #define OB_USER_nBOOT0 OB_USER_NBOOT0
557
+ #define OB_USER_nBOOT1 OB_USER_NBOOT1
558
+ #define OB_nBOOT0_RESET OB_NBOOT0_RESET
559
+ #define OB_nBOOT0_SET OB_NBOOT0_SET
560
+ #endif /* STM32U0 */
551
561
552
562
/**
553
563
* @}
@@ -1239,10 +1249,10 @@ extern "C" {
1239
1249
#define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1
1240
1250
#define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1
1241
1251
1242
- #if defined(STM32H5 )
1252
+ #if defined(STM32H5 ) || defined( STM32H7RS )
1243
1253
#define TAMP_SECRETDEVICE_ERASE_NONE TAMP_DEVICESECRETS_ERASE_NONE
1244
1254
#define TAMP_SECRETDEVICE_ERASE_BKP_SRAM TAMP_DEVICESECRETS_ERASE_BKPSRAM
1245
- #endif /* STM32H5 */
1255
+ #endif /* STM32H5 || STM32H7RS */
1246
1256
1247
1257
#if defined(STM32WBA )
1248
1258
#define TAMP_SECRETDEVICE_ERASE_NONE TAMP_DEVICESECRETS_ERASE_NONE
@@ -1254,10 +1264,10 @@ extern "C" {
1254
1264
#define TAMP_SECRETDEVICE_ERASE_ALL TAMP_DEVICESECRETS_ERASE_ALL
1255
1265
#endif /* STM32WBA */
1256
1266
1257
- #if defined(STM32H5 ) || defined(STM32WBA )
1267
+ #if defined(STM32H5 ) || defined(STM32WBA ) || defined( STM32H7RS )
1258
1268
#define TAMP_SECRETDEVICE_ERASE_DISABLE TAMP_DEVICESECRETS_ERASE_NONE
1259
1269
#define TAMP_SECRETDEVICE_ERASE_ENABLE TAMP_SECRETDEVICE_ERASE_ALL
1260
- #endif /* STM32H5 || STM32WBA */
1270
+ #endif /* STM32H5 || STM32WBA || STM32H7RS */
1261
1271
1262
1272
#if defined(STM32F7 )
1263
1273
#define RTC_TAMPCR_TAMPXE RTC_TAMPER_ENABLE_BITS_MASK
@@ -1595,6 +1605,8 @@ extern "C" {
1595
1605
#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U /* MAC small FIFO read / write controllers active */
1596
1606
#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U /* MAC MII receive protocol engine active */
1597
1607
1608
+ #define ETH_TxPacketConfig ETH_TxPacketConfigTypeDef /* Transmit Packet Configuration structure definition */
1609
+
1598
1610
/**
1599
1611
* @}
1600
1612
*/
@@ -1987,12 +1999,12 @@ extern "C" {
1987
1999
/** @defgroup HAL_RTC_Aliased_Functions HAL RTC Aliased Functions maintained for legacy purpose
1988
2000
* @{
1989
2001
*/
1990
- #if defined(STM32H5 ) || defined(STM32WBA )
2002
+ #if defined(STM32H5 ) || defined(STM32WBA ) || defined( STM32H7RS )
1991
2003
#define HAL_RTCEx_SetBoothardwareKey HAL_RTCEx_LockBootHardwareKey
1992
2004
#define HAL_RTCEx_BKUPBlock_Enable HAL_RTCEx_BKUPBlock
1993
2005
#define HAL_RTCEx_BKUPBlock_Disable HAL_RTCEx_BKUPUnblock
1994
2006
#define HAL_RTCEx_Erase_SecretDev_Conf HAL_RTCEx_ConfigEraseDeviceSecrets
1995
- #endif /* STM32H5 || STM32WBA */
2007
+ #endif /* STM32H5 || STM32WBA || STM32H7RS */
1996
2008
1997
2009
/**
1998
2010
* @}
@@ -2307,8 +2319,8 @@ extern "C" {
2307
2319
#define __HAL_COMP_EXTI_CLEAR_FLAG (__FLAG__ ) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
2308
2320
((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
2309
2321
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
2310
- # endif
2311
- # if defined(STM32F302xE ) || defined(STM32F302xC )
2322
+ #endif
2323
+ #if defined(STM32F302xE ) || defined(STM32F302xC )
2312
2324
#define __HAL_COMP_EXTI_RISING_IT_ENABLE (__EXTILINE__ ) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
2313
2325
((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
2314
2326
((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
@@ -2341,8 +2353,8 @@ extern "C" {
2341
2353
((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
2342
2354
((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
2343
2355
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
2344
- # endif
2345
- # if defined(STM32F303xE ) || defined(STM32F398xx ) || defined(STM32F303xC ) || defined(STM32F358xx )
2356
+ #endif
2357
+ #if defined(STM32F303xE ) || defined(STM32F398xx ) || defined(STM32F303xC ) || defined(STM32F358xx )
2346
2358
#define __HAL_COMP_EXTI_RISING_IT_ENABLE (__EXTILINE__ ) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
2347
2359
((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
2348
2360
((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \
@@ -2399,8 +2411,8 @@ extern "C" {
2399
2411
((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \
2400
2412
((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \
2401
2413
__HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
2402
- # endif
2403
- # if defined(STM32F373xC ) || defined(STM32F378xx )
2414
+ #endif
2415
+ #if defined(STM32F373xC ) || defined(STM32F378xx )
2404
2416
#define __HAL_COMP_EXTI_RISING_IT_ENABLE (__EXTILINE__ ) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
2405
2417
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
2406
2418
#define __HAL_COMP_EXTI_RISING_IT_DISABLE (__EXTILINE__ ) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
@@ -2417,7 +2429,7 @@ extern "C" {
2417
2429
__HAL_COMP_COMP2_EXTI_GET_FLAG())
2418
2430
#define __HAL_COMP_EXTI_CLEAR_FLAG (__FLAG__ ) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
2419
2431
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
2420
- # endif
2432
+ #endif
2421
2433
#else
2422
2434
#define __HAL_COMP_EXTI_RISING_IT_ENABLE (__EXTILINE__ ) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
2423
2435
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
@@ -3642,9 +3654,12 @@ extern "C" {
3642
3654
#define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK
3643
3655
#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2
3644
3656
3645
- #if defined(STM32L4 ) || defined(STM32WB ) || defined(STM32G0 ) || defined(STM32G4 ) || defined(STM32L5 ) || \
3646
- defined(STM32WL ) || defined(STM32C0 )
3657
+ #if defined(STM32U0 )
3658
+ #define RCC_SYSCLKSOURCE_STATUS_PLLR RCC_SYSCLKSOURCE_STATUS_PLLCLK
3659
+ #endif
3647
3660
3661
+ #if defined(STM32L4 ) || defined(STM32WB ) || defined(STM32G0 ) || defined(STM32G4 ) || defined(STM32L5 ) || \
3662
+ defined(STM32WL ) || defined(STM32C0 ) || defined(STM32H7RS ) || defined(STM32U0 )
3648
3663
#define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_NONE
3649
3664
#else
3650
3665
#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK
@@ -3746,8 +3761,10 @@ extern "C" {
3746
3761
#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE
3747
3762
#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2
3748
3763
#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1
3764
+ #if !defined(STM32U0 )
3749
3765
#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1
3750
3766
#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1
3767
+ #endif
3751
3768
3752
3769
#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1
3753
3770
#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2
@@ -3893,8 +3910,7 @@ extern "C" {
3893
3910
*/
3894
3911
#if defined (STM32G0 ) || defined (STM32L5 ) || defined (STM32L412xx ) || defined (STM32L422xx ) || \
3895
3912
defined (STM32L4P5xx )|| defined (STM32L4Q5xx ) || defined (STM32G4 ) || defined (STM32WL ) || defined (STM32U5 ) || \
3896
- defined (STM32WBA ) || defined (STM32H5 ) || \
3897
- defined (STM32C0 )
3913
+ defined (STM32WBA ) || defined (STM32H5 ) || defined (STM32C0 ) || defined (STM32H7RS ) || defined (STM32U0 )
3898
3914
#else
3899
3915
#define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG
3900
3916
#endif
@@ -4217,6 +4233,9 @@ extern "C" {
4217
4233
#define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE
4218
4234
4219
4235
#define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1
4236
+
4237
+ #define TIM_OCMODE_ASSYMETRIC_PWM1 TIM_OCMODE_ASYMMETRIC_PWM1
4238
+ #define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_OCMODE_ASYMMETRIC_PWM2
4220
4239
/**
4221
4240
* @}
4222
4241
*/
0 commit comments