Skip to content

Commit 987ec9d

Browse files
Renamed "variants\PX_HER0" dir to "variants\PX-HER0"
1 parent 98575ef commit 987ec9d

File tree

5 files changed

+65
-68
lines changed

5 files changed

+65
-68
lines changed
File renamed without changes.
File renamed without changes.
File renamed without changes.

variants/PX_HER0/variant.cpp renamed to variants/PX-HER0/variant.cpp

Lines changed: 65 additions & 68 deletions
Original file line numberDiff line numberDiff line change
@@ -36,57 +36,57 @@ extern "C" {
3636

3737
// Pin number
3838
const PinName digitalPin[] = {
39-
PA_6, // GPIO0
40-
PA_5, // GPIO1
41-
PA_1, // GPIO2
42-
PA_0, // GPIO3
43-
PC_3, // GPIO4
44-
PC_2, // GPIO5
45-
PC_1, // GPIO6
46-
PB_7, // GPIO7
47-
PH_0, // USR_LED
48-
PC_0, // LCD_BTN_1_LT
49-
PH_1, // LCD_BTN_2_RT
50-
PC_13, // LCD_BTN_3_UP
51-
PC_12, // LCD_BTN_4_DN
52-
PA_15, // LCD_BTN_5_YES
53-
PC_9, // LCD_BTN_6_NO
54-
PA_8, // USB_DET
55-
PB_11, // LCD_RS
56-
PB_12, // LCD_BACKLIGHT
57-
PC_6, // PWM_BUZZER
58-
PC_7, // VBAT_MEAS_EN
59-
PC_8, // PWR_HOLD
60-
61-
PA_9, // UART1_TX
62-
PA_10, // UART1_RX
63-
PA_2, // UART2_TX
64-
PA_3, // UART2_RX
65-
PC_10, // UART4_TX
66-
PC_11, // UART4_RX
67-
68-
PB_8, // I2C1_SCL
69-
PB_9, // I2C1_SDA
70-
71-
PB_6, // SPI1_CS
72-
PB_3, // SPI1_SCK
73-
PB_5, // SPI1_MOSI
74-
PB_4, // SPI1_MISO
75-
76-
PB_2, // SPI2_CS_SF
77-
PB_10, // SPI2_CS_LCD
78-
PD_2, // SPI2_CS_SD
79-
PB_13, // SPI2_SCK
80-
PB_15, // SPI2_MOSI
81-
PB_14, // SPI2_MISO
82-
83-
PA_4, // DAC1
84-
85-
PB_0, // ADC0
86-
PC_5, // ADC1
87-
PC_4, // ADC2
88-
PA_7, // ADC3
89-
PB_1, // ADC_VBAT
39+
PA_6, // GPIO0
40+
PA_5, // GPIO1
41+
PA_1, // GPIO2
42+
PA_0, // GPIO3
43+
PC_3, // GPIO4
44+
PC_2, // GPIO5
45+
PC_1, // GPIO6
46+
PB_7, // GPIO7
47+
PH_0, // USR_LED
48+
PC_0, // LCD_BTN_1_LT
49+
PH_1, // LCD_BTN_2_RT
50+
PC_13, // LCD_BTN_3_UP
51+
PC_12, // LCD_BTN_4_DN
52+
PA_15, // LCD_BTN_5_YES
53+
PC_9, // LCD_BTN_6_NO
54+
PA_8, // USB_DET
55+
PB_11, // LCD_RS
56+
PB_12, // LCD_BACKLIGHT
57+
PC_6, // PWM_BUZZER
58+
PC_7, // VBAT_MEAS_EN
59+
PC_8, // PWR_HOLD
60+
61+
PA_9, // UART1_TX
62+
PA_10, // UART1_RX
63+
PA_2, // UART2_TX
64+
PA_3, // UART2_RX
65+
PC_10, // UART4_TX
66+
PC_11, // UART4_RX
67+
68+
PB_8, // I2C1_SCL
69+
PB_9, // I2C1_SDA
70+
71+
PB_6, // SPI1_CS
72+
PB_3, // SPI1_SCK
73+
PB_5, // SPI1_MOSI
74+
PB_4, // SPI1_MISO
75+
76+
PB_2, // SPI2_CS_SF
77+
PB_10, // SPI2_CS_LCD
78+
PD_2, // SPI2_CS_SD
79+
PB_13, // SPI2_SCK
80+
PB_15, // SPI2_MOSI
81+
PB_14, // SPI2_MISO
82+
83+
PA_4, // DAC1
84+
85+
PB_0, // ADC0
86+
PC_5, // ADC1
87+
PC_4, // ADC2
88+
PA_7, // ADC3
89+
PB_1, // ADC_VBAT
9090
};
9191

9292
#ifdef __cplusplus
@@ -110,17 +110,17 @@ WEAK void SystemClock_Config(void)
110110
RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
111111
RCC_PeriphCLKInitTypeDef PeriphClkInit = {};
112112

113-
/** Configure the main internal regulator output voltage
113+
/** Configure the main internal regulator output voltage
114114
*/
115115
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
116-
/** Configure LSE Drive Capability
116+
/** Configure LSE Drive Capability
117117
*/
118118
HAL_PWR_EnableBkUpAccess();
119119
__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
120-
/** Initializes the CPU, AHB and APB busses clocks
120+
/** Initializes the CPU, AHB and APB busses clocks
121121
*/
122-
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
123-
|RCC_OSCILLATORTYPE_HSI48;
122+
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE
123+
| RCC_OSCILLATORTYPE_HSI48;
124124
RCC_OscInitStruct.LSEState = RCC_LSE_ON;
125125
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
126126
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
@@ -129,33 +129,30 @@ WEAK void SystemClock_Config(void)
129129
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
130130
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
131131
RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
132-
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
133-
{
132+
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
134133
Error_Handler();
135134
}
136-
/** Initializes the CPU, AHB and APB busses clocks
135+
/** Initializes the CPU, AHB and APB busses clocks
137136
*/
138-
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
139-
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
137+
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
138+
| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
140139
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
141140
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
142141
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
143142
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
144143

145-
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
146-
{
144+
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
147145
Error_Handler();
148146
}
149-
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
150-
|RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC
151-
|RCC_PERIPHCLK_USB;
147+
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2
148+
| RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_RTC
149+
| RCC_PERIPHCLK_USB;
152150
PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
153151
PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
154152
PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
155153
PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
156154
PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
157-
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
158-
{
155+
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
159156
Error_Handler();
160157
}
161158
}
File renamed without changes.

0 commit comments

Comments
 (0)