|
2 | 2 | ******************************************************************************
|
3 | 3 | * @file stm32f217xx.h
|
4 | 4 | * @author MCD Application Team
|
5 |
| - * @version V2.2.0 |
6 |
| - * @date 17-March-2017 |
7 | 5 | * @brief CMSIS STM32F217xx Device Peripheral Access Layer Header File.
|
8 | 6 | * This file contains :
|
9 | 7 | * - Data structures and the address mapping for all peripherals
|
@@ -84,6 +82,7 @@ typedef enum
|
84 | 82 | {
|
85 | 83 | /****** Cortex-M3 Processor Exceptions Numbers ****************************************************************/
|
86 | 84 | NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
|
| 85 | + HardFault_IRQn = -13, /*!< 3 Hard Fault Interrupt */ |
87 | 86 | MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt */
|
88 | 87 | BusFault_IRQn = -11, /*!< 5 Cortex-M3 Bus Fault Interrupt */
|
89 | 88 | UsageFault_IRQn = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt */
|
@@ -1088,7 +1087,6 @@ USB_OTG_HostChannelTypeDef;
|
1088 | 1087 | #define DCMI_BASE (AHB2PERIPH_BASE + 0x50000U)
|
1089 | 1088 | #define CRYP_BASE (AHB2PERIPH_BASE + 0x60000U)
|
1090 | 1089 | #define HASH_BASE (AHB2PERIPH_BASE + 0x60400U)
|
1091 |
| -#define HASH_DIGEST_BASE (AHB2PERIPH_BASE + 0x60710U) |
1092 | 1090 | #define RNG_BASE (AHB2PERIPH_BASE + 0x60800U)
|
1093 | 1091 |
|
1094 | 1092 | /*!< FSMC Bankx registers base address */
|
@@ -1205,7 +1203,6 @@ USB_OTG_HostChannelTypeDef;
|
1205 | 1203 | #define DCMI ((DCMI_TypeDef *) DCMI_BASE)
|
1206 | 1204 | #define CRYP ((CRYP_TypeDef *) CRYP_BASE)
|
1207 | 1205 | #define HASH ((HASH_TypeDef *) HASH_BASE)
|
1208 |
| -#define HASH_DIGEST ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE) |
1209 | 1206 | #define RNG ((RNG_TypeDef *) RNG_BASE)
|
1210 | 1207 | #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
|
1211 | 1208 | #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
|
|
0 commit comments