37
37
/* Private Variables */
38
38
timerObj_t *HardwareTimer_Handle[TIMER_NUM] = {NULL };
39
39
40
+ #if defined(HAL_FDCAN_MODULE_ENABLED) && defined(STM32G0xx) && defined(FDCAN1_BASE)
41
+ /* Pointer to a FDCAN_HandleTypeDef structure that contains
42
+ * the configuration information for the specified FDCAN.
43
+ * Application have to declare them properly to be able to call
44
+ * the HAL_FDCAN_IRQHandler().
45
+ */
46
+ extern FDCAN_HandleTypeDef *phfdcan1;
47
+ #if defined(FDCAN2_BASE)
48
+ extern FDCAN_HandleTypeDef *phfdcan2;
49
+ #endif
50
+ #endif /* HAL_FDCAN_MODULE_ENABLED */
51
+
40
52
/* *
41
53
* @brief HardwareTimer constructor: make uninitialized timer
42
54
* Before calling any methods, call setup to select and setup
@@ -1761,6 +1773,17 @@ extern "C" {
1761
1773
if (HardwareTimer_Handle[TIMER16_INDEX]) {
1762
1774
HAL_TIM_IRQHandler (&HardwareTimer_Handle[TIMER16_INDEX]->handle );
1763
1775
}
1776
+ #if defined(HAL_FDCAN_MODULE_ENABLED) && defined(STM32G0xx) && defined(FDCAN1_BASE)
1777
+ /* FDCAN1_IT0 and FDCAN2_IT0 Interrupt */
1778
+ if ((phfdcan1) && (__HAL_GET_PENDING_IT (HAL_ITLINE_FDCAN1_IT0) != RESET)) {
1779
+ HAL_FDCAN_IRQHandler (phfdcan1);
1780
+ }
1781
+ #if defined(FDCAN2_BASE)
1782
+ if ((phfdcan2) && (__HAL_GET_PENDING_IT (HAL_ITLINE_FDCAN2_IT0) != RESET)) {
1783
+ HAL_FDCAN_IRQHandler (phfdcan2);
1784
+ }
1785
+ #endif
1786
+ #endif
1764
1787
}
1765
1788
#endif
1766
1789
#endif // TIM16_BASE
@@ -1776,6 +1799,17 @@ extern "C" {
1776
1799
if (HardwareTimer_Handle[TIMER17_INDEX]) {
1777
1800
HAL_TIM_IRQHandler (&HardwareTimer_Handle[TIMER17_INDEX]->handle );
1778
1801
}
1802
+ #if defined(HAL_FDCAN_MODULE_ENABLED) && defined(STM32G0xx) && defined(FDCAN1_BASE)
1803
+ /* FDCAN1_IT1 and FDCAN2_IT1 Interrupt */
1804
+ if ((phfdcan1) && (__HAL_GET_PENDING_IT (HAL_ITLINE_FDCAN1_IT1) != RESET)) {
1805
+ HAL_FDCAN_IRQHandler (phfdcan1);
1806
+ }
1807
+ #if defined(FDCAN2_BASE)
1808
+ if ((phfdcan2) && (__HAL_GET_PENDING_IT (HAL_ITLINE_FDCAN2_IT1) != RESET)) {
1809
+ HAL_FDCAN_IRQHandler (phfdcan2);
1810
+ }
1811
+ #endif
1812
+ #endif
1779
1813
}
1780
1814
#endif // TIM17_BASE
1781
1815
0 commit comments