Skip to content

Commit 0ebc14c

Browse files
committed
Remove unused macro args
1 parent 9eb9436 commit 0ebc14c

File tree

2 files changed

+18
-18
lines changed

2 files changed

+18
-18
lines changed

src/intrinsics/mod.rs

+7-7
Original file line numberDiff line numberDiff line change
@@ -267,10 +267,10 @@ macro simd_cmp {
267267
}
268268

269269
macro simd_int_binop {
270-
($fx:expr, $intrinsic:expr, $op:ident($x:ident, $y:ident) -> $ret:ident) => {
271-
simd_int_binop!($fx, $intrinsic, $op|$op($x, $y) -> $ret);
270+
($fx:expr, $op:ident($x:ident, $y:ident) -> $ret:ident) => {
271+
simd_int_binop!($fx, $op|$op($x, $y) -> $ret);
272272
},
273-
($fx:expr, $intrinsic:expr, $op_u:ident|$op_s:ident($x:ident, $y:ident) -> $ret:ident) => {
273+
($fx:expr, $op_u:ident|$op_s:ident($x:ident, $y:ident) -> $ret:ident) => {
274274
let (lane_layout, lane_count) = lane_type_and_count($fx.tcx, $x.layout());
275275
let x_val = $x.load_vector($fx);
276276
let y_val = $y.load_vector($fx);
@@ -285,10 +285,10 @@ macro simd_int_binop {
285285
}
286286

287287
macro simd_int_flt_binop {
288-
($fx:expr, $intrinsic:expr, $op:ident|$op_f:ident($x:ident, $y:ident) -> $ret:ident) => {
289-
simd_int_flt_binop!($fx, $intrinsic, $op|$op|$op_f($x, $y) -> $ret);
288+
($fx:expr, $op:ident|$op_f:ident($x:ident, $y:ident) -> $ret:ident) => {
289+
simd_int_flt_binop!($fx, $op|$op|$op_f($x, $y) -> $ret);
290290
},
291-
($fx:expr, $intrinsic:expr, $op_u:ident|$op_s:ident|$op_f:ident($x:ident, $y:ident) -> $ret:ident) => {
291+
($fx:expr, $op_u:ident|$op_s:ident|$op_f:ident($x:ident, $y:ident) -> $ret:ident) => {
292292
let (lane_layout, lane_count) = lane_type_and_count($fx.tcx, $x.layout());
293293
let x_val = $x.load_vector($fx);
294294
let y_val = $y.load_vector($fx);
@@ -303,7 +303,7 @@ macro simd_int_flt_binop {
303303
},
304304
}
305305

306-
macro simd_flt_binop($fx:expr, $intrinsic:expr, $op:ident($x:ident, $y:ident) -> $ret:ident) {
306+
macro simd_flt_binop($fx:expr, $op:ident($x:ident, $y:ident) -> $ret:ident) {
307307
let (lane_layout, lane_count) = lane_type_and_count($fx.tcx, $x.layout());
308308
let x_val = $x.load_vector($fx);
309309
let y_val = $y.load_vector($fx);

src/intrinsics/simd.rs

+11-11
Original file line numberDiff line numberDiff line change
@@ -127,38 +127,38 @@ pub fn codegen_simd_intrinsic_call<'tcx>(
127127
};
128128

129129
simd_add, (c x, c y) {
130-
simd_int_flt_binop!(fx, intrinsic, iadd|fadd(x, y) -> ret);
130+
simd_int_flt_binop!(fx, iadd|fadd(x, y) -> ret);
131131
};
132132
simd_sub, (c x, c y) {
133-
simd_int_flt_binop!(fx, intrinsic, isub|fsub(x, y) -> ret);
133+
simd_int_flt_binop!(fx, isub|fsub(x, y) -> ret);
134134
};
135135
simd_mul, (c x, c y) {
136-
simd_int_flt_binop!(fx, intrinsic, imul|fmul(x, y) -> ret);
136+
simd_int_flt_binop!(fx, imul|fmul(x, y) -> ret);
137137
};
138138
simd_div, (c x, c y) {
139-
simd_int_flt_binop!(fx, intrinsic, udiv|sdiv|fdiv(x, y) -> ret);
139+
simd_int_flt_binop!(fx, udiv|sdiv|fdiv(x, y) -> ret);
140140
};
141141
simd_shl, (c x, c y) {
142-
simd_int_binop!(fx, intrinsic, ishl(x, y) -> ret);
142+
simd_int_binop!(fx, ishl(x, y) -> ret);
143143
};
144144
simd_shr, (c x, c y) {
145-
simd_int_binop!(fx, intrinsic, ushr|sshr(x, y) -> ret);
145+
simd_int_binop!(fx, ushr|sshr(x, y) -> ret);
146146
};
147147
simd_and, (c x, c y) {
148-
simd_int_binop!(fx, intrinsic, band(x, y) -> ret);
148+
simd_int_binop!(fx, band(x, y) -> ret);
149149
};
150150
simd_or, (c x, c y) {
151-
simd_int_binop!(fx, intrinsic, bor(x, y) -> ret);
151+
simd_int_binop!(fx, bor(x, y) -> ret);
152152
};
153153
simd_xor, (c x, c y) {
154-
simd_int_binop!(fx, intrinsic, bxor(x, y) -> ret);
154+
simd_int_binop!(fx, bxor(x, y) -> ret);
155155
};
156156

157157
simd_fmin, (c x, c y) {
158-
simd_flt_binop!(fx, intrinsic, fmin(x, y) -> ret);
158+
simd_flt_binop!(fx, fmin(x, y) -> ret);
159159
};
160160
simd_fmax, (c x, c y) {
161-
simd_flt_binop!(fx, intrinsic, fmax(x, y) -> ret);
161+
simd_flt_binop!(fx, fmax(x, y) -> ret);
162162
};
163163
}
164164
}

0 commit comments

Comments
 (0)