@@ -792,7 +792,7 @@ fn dummy_output_type(cx: &CodegenCx<'ll, 'tcx>, reg: InlineAsmRegClass) -> &'ll
792
792
793
793
/// Helper function to get the LLVM type for a Scalar. Pointers are returned as
794
794
/// the equivalent integer type.
795
- fn llvm_asm_scalar_type ( cx : & CodegenCx < ' ll , ' tcx > , scalar : & Scalar ) -> & ' ll Type {
795
+ fn llvm_asm_scalar_type ( cx : & CodegenCx < ' ll , ' tcx > , scalar : Scalar ) -> & ' ll Type {
796
796
match scalar. value {
797
797
Primitive :: Int ( Integer :: I8 , _) => cx. type_i8 ( ) ,
798
798
Primitive :: Int ( Integer :: I16 , _) => cx. type_i16 ( ) ,
@@ -812,7 +812,7 @@ fn llvm_fixup_input(
812
812
reg : InlineAsmRegClass ,
813
813
layout : & TyAndLayout < ' tcx > ,
814
814
) -> & ' ll Value {
815
- match ( reg, & layout. abi ) {
815
+ match ( reg, layout. abi ) {
816
816
( InlineAsmRegClass :: AArch64 ( AArch64InlineAsmRegClass :: vreg) , Abi :: Scalar ( s) ) => {
817
817
if let Primitive :: Int ( Integer :: I8 , _) = s. value {
818
818
let vec_ty = bx. cx . type_vector ( bx. cx . type_i8 ( ) , 8 ) ;
@@ -835,7 +835,7 @@ fn llvm_fixup_input(
835
835
Abi :: Vector { element, count } ,
836
836
) if layout. size . bytes ( ) == 8 => {
837
837
let elem_ty = llvm_asm_scalar_type ( bx. cx , element) ;
838
- let vec_ty = bx. cx . type_vector ( elem_ty, * count) ;
838
+ let vec_ty = bx. cx . type_vector ( elem_ty, count) ;
839
839
let indices: Vec < _ > = ( 0 ..count * 2 ) . map ( |x| bx. const_i32 ( x as i32 ) ) . collect ( ) ;
840
840
bx. shuffle_vector ( value, bx. const_undef ( vec_ty) , bx. const_vector ( & indices) )
841
841
}
@@ -890,7 +890,7 @@ fn llvm_fixup_output(
890
890
reg : InlineAsmRegClass ,
891
891
layout : & TyAndLayout < ' tcx > ,
892
892
) -> & ' ll Value {
893
- match ( reg, & layout. abi ) {
893
+ match ( reg, layout. abi ) {
894
894
( InlineAsmRegClass :: AArch64 ( AArch64InlineAsmRegClass :: vreg) , Abi :: Scalar ( s) ) => {
895
895
if let Primitive :: Int ( Integer :: I8 , _) = s. value {
896
896
bx. extract_element ( value, bx. const_i32 ( 0 ) )
@@ -910,8 +910,8 @@ fn llvm_fixup_output(
910
910
Abi :: Vector { element, count } ,
911
911
) if layout. size . bytes ( ) == 8 => {
912
912
let elem_ty = llvm_asm_scalar_type ( bx. cx , element) ;
913
- let vec_ty = bx. cx . type_vector ( elem_ty, * count * 2 ) ;
914
- let indices: Vec < _ > = ( 0 ..* count) . map ( |x| bx. const_i32 ( x as i32 ) ) . collect ( ) ;
913
+ let vec_ty = bx. cx . type_vector ( elem_ty, count * 2 ) ;
914
+ let indices: Vec < _ > = ( 0 ..count) . map ( |x| bx. const_i32 ( x as i32 ) ) . collect ( ) ;
915
915
bx. shuffle_vector ( value, bx. const_undef ( vec_ty) , bx. const_vector ( & indices) )
916
916
}
917
917
( InlineAsmRegClass :: X86 ( X86InlineAsmRegClass :: reg_abcd) , Abi :: Scalar ( s) )
@@ -965,7 +965,7 @@ fn llvm_fixup_output_type(
965
965
reg : InlineAsmRegClass ,
966
966
layout : & TyAndLayout < ' tcx > ,
967
967
) -> & ' ll Type {
968
- match ( reg, & layout. abi ) {
968
+ match ( reg, layout. abi ) {
969
969
( InlineAsmRegClass :: AArch64 ( AArch64InlineAsmRegClass :: vreg) , Abi :: Scalar ( s) ) => {
970
970
if let Primitive :: Int ( Integer :: I8 , _) = s. value {
971
971
cx. type_vector ( cx. type_i8 ( ) , 8 )
0 commit comments